I²C Bus I/O Expander

The JLC1562B facilitates easy I^2C Bus expandibility. Multiple devices (up to 8 on the same I^2C Bus) are easily added as each device has its own selectable 3–bit address. The JLC1562B provides an 8–bit bidirectional input/output port and 6–bit resolution Digital to Analog Converter. The voltage on pins P0–P4 is compared with a controllable threshold voltage and the results are readable through the I^2C Bus.

I²C Bus interface pins SDA, SCL and A0–A2 are; Serial Data, Serial Clock and Device Address respectively. External interface pins are P0–P7 and VDAC; I/O Port and D/A output.

Features

- Pb–Free Packages are Available*
- Low Power Dissipation
- I²C-Bus Format (2-Wire Type; SDA, SCL) Data Transfer
- 6-bit DAC
- Bus Address Selectable (3–bit)
- Address Input Pins are Pulled Up to V_{DD} with Internal Resistor
- I/O Pins are Open Drain Outputs
- 5 Comparators at Inputs
- Inputs Protected from External Bus Currents in Power Down Mode

A0 [1•	16] V _{DD}
A1 [2	15] SDA
A2 [3	14] SCL
P0 [4	13] VDAC
P1 [5	12] P7
P2 [6	11] P6
P3 [7	10] P5
v _{ss} [8	9] P4

Figure 1. Pin Assignment

	PIN LIST				
A0-A2	A0–A2 Chip Address Input				
P0–P4 Comparator Input / Open Drain Output					
P5-P7	Comparator Input / Open Drain Output				
SCL	Serial Clock Input				
SDA	I ² C Data Output				
VDAC	DAC Output				



ON Semiconductor®

http://onsemi.com

		MARKING DIAGRAMS
	PDIP-16 N SUFFIX CASE 648	16
Contracted	EIAJ–16 F SUFFIX CASE 966	16 □□□□□□□□□ □□□□□□□□□ 1
A WL, L		ly Location ot

YY, Y = Year

WW, W = Work Week

ORDERING INFORMATION

Device	Device Package				
JLC1562BN	PDIP-16	500 / Unit PAK			
JLC1562BNG	PDIP-16 (Pb-Free)	500 / Unit PAK			
JLC1562BF	EIAJ–16 (Pb–Free)	50 Units / Rail			
JLC1562BFEL	EIAJ–16 (Pb–Free)	2000 Units / Reel			

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



NOTE: Internal Power On Reset sets P0 ~ P7 low, sets VDAC to 1/80 V_{DD} and selects 1/2 V_{DD} for Comparator "B" threshold.

Figure 2. Block Diagram



MAXIMUM RATINGS (Referenced to GND)

Symbol	Parameter	Value	Unit
V _{dd}	DC Supply Voltage	-0.5 to +7.0	V
V _{in}	DC Input Voltage	–0.5 to V _{dd} +0.5	V
V _{out}	DC Output Voltage	–0.5 to V _{dd} +0.5	V
I	DC Input/Output Current (per Pin)	25	mA
I _{DD}	DC Supply Current (V _{DD} and GND Pins)	75	mA
T _{stg}	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	300	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{dd}	DC Supply Voltage	4.2	6.0	V
V _{in} , V _{out}	DC Input Voltage	0.0	V _{dd}	V
T _A	Operating Temperature	-40	+85	°C

DC CHARACTERISTICS (Referenced to V_{ss})

		Guarante	ed Limit	
Symbol	Parameter	Min	Max	Unit
V _{IH}	Maximum Input Voltage, "H"	0.7 V _{dd}	-	V
V _{IL}	Maximum Input Voltage, "L"	-	0.3 V _{dd}	V
V _{OL}	Maximum Output Voltage, "L" (I _{out} = 4mA)	-	0.3	V
l _{in}	Maximum Input Leakage Current (Vin = Vdd or Vss, SCL pin only)	-	± 1.0	μΑ
l _{oz}	Maximum Output Hi–Z Leakage Current (Output = High Impedance; $V_{out} = V_{dd}$)	-	± 5.0	μΑ
C _{in}	Maximum Input Capacitance (Input Pin)	-	10	pF
C _{out}	Maximum Output Capacitance (Output Pin)	-	15	pF
C _{i/o}	Maximum I/O Capacitance (I/O Pin)	-	15	pF
V _{ICR}	Comparator Common Mode Input Voltage Range	0	V _{dd} –1.5	V
I _{CC}	Maximum Quiescent Supply Current (per Package)	-	5.0	mA

COMPARATOR AC CHARACTERISTICS

			Gu	aranteed Lin	nit	
Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
t _{PD}	Maximum Propagation Delay	V _{ref} = 1.5 V, 10mV overdrive	-	1.0	-	μS
		V _{ref} = 1.5 V, 100mV overdrive	-	0.2	-	μS

DA COMPARATOR CHARACTERISTICS

		Gu	aranteed Lin	nit	
Symbol	Parameter	Min	Тур	Max	Unit
DNL	DAC Referential NON–Linearity		±1/4 LSB		
e _{FS}	DAC Full Scale Error			±1 LSB	
e _{ZC}	DAC Zero Scale Error			±1 LSB	

TIMING CHARACTERISTICS

		Guarante	ed Limit	
Symbol	Parameter	Min	Мах	Unit
f _{CL}	SCL CLOCK Frequency	0	100	kHz
t _{BUF}	BUS Free Time (Between "STOP" and "START")	4.7	-	μs
t _{HD:STA}	HOLD Time for "START"	4.0	-	μs
t _{LOW}	HOLD Time at SCL CLOCK LOW	4.7	-	μs
t _{HIGH}	HOLD Time at SCL CLOCK HI	4.0	-	μs
t _{HD:DAT}	DATA HOLD Time	0	-	μs
t _{SU:DAT}	DATA SETUP Time	250	-	ns
t _R	Rise Time (SDA and SCL)	-	1000	ns
t _F	Fall Time (SDA and SCL)	-	300	ns
t _{SU:STO}	SETUP Time for "STOP"	4.0	-	μs



READ / WRITE MODES



The JLC1562B Supports the following types of Bus Cycles

1.) WRITE MODE (A)

s	Slave Address & R/W	SACK	Write Data (1)	SACK	Ρ	
---	---------------------	------	----------------	------	---	--

2.) WRITE MODE (B)

s	Slave Address & R/W	SACK	Write Data (1)	SACK	Write Data (2)	SACK	Ρ	
---	---------------------	------	----------------	------	----------------	------	---	--

3.) READ MODE (A)

s	Slave Address & R/W	SACK	Read Data	маск	Р
S	Slave Address & R/W	SACK	Read Data	MACK	

4.) READ MODE (B)

s	Slave Address & R/W	SACK	Read Data (1)	МАСК	Read Data (2)	МАСК	Read Data (3)	MACK	•••	Ρ	
---	---------------------	------	---------------	------	---------------	------	---------------	------	-----	---	--

S = START Condition

SACK = Slave Acknowledgement

MACK = Master Acknowledgement

P = STOP Condition

READ WRITE DATA FORMAT

<<READ MODE>>

Slave Address

Read Data

Slave Address	A0 – A2	I/O Expander Device Address (Pins A0 – A2)
	A3 – A6	A6 A5 A4 A3 is hard wired as 0 1 1 1
	R/W	1 : READ ADDRESS
Read Data	D5 – D7	Output of Comparator "A". ($V_{th} = 1/2 V_{DD}$)
	D0 – D4	Output of Comparator "B". ($V_{th} = 1/2 V_{DD} OR V_{DAC}$) READ LATCH Bit Controls when Data Will Be Latched.



< <write mode="">></write>
SCL 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9
WRITE COMMAND DATA (I) DATA (II)
SDA S 0 1 1 1 x x 0 A A A A A
Write_buffer
I/O Port (P0 - P7) DATA (I) valid
DAC
DAC Latch DATA (II) valid
< <read mode="">> (READ LATCH = 0)</read>
SCL 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 SCL
READ COMMAND DATA (I) + (II)
SDA S 0 1 1 1 x x x 1 A
PISO
Comp_out (C0 – C4) DATA (I)
Comp_out (C5 – C7)
< <read mode="">> (READ LATCH = 1)</read>
123456789 123456789123456789 SCL 1011111111111111111111111111111111111
WRITE DATA (II) READ COMMAND DATA (I)
SDA 1 A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A<
DAC Latch D7 (READ LATCH Bit)
LATCH Reset
Compout
Latched Data
PISO Load Pulse

PACKAGE DIMENSIONS

PDIP-16 **N SUFFIX** CASE 648-08 ISSUE T



- NOTES:
 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: INCH.
 DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
 DIMENSION B DOES NOT INCLUDE MOLD FLASH.
 ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100) BSC	2.54 BSC		
н	0.050	BSC	1.27 BSC		
J	0.008	0.015	0.21	0.38	
κ	0.110	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
М	0 °	10 °	0 °	10 °	
S	0.020 0.040		0.51	1.01	

PACKAGE DIMENSIONS

EIAJ-16 **F SUFFIX** CASE 966-01 **ISSUE O**





е Α A₁ * · b □ 0.10 (0.004) ⊕ 0.13 (0.005) M



NOTES:

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018). TO BE 0.46 (0.018).

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α		2.05		0.081	
A ₁	0.05	0.20	0.002	0.008	
b	0.35	0.50	0.014	0.020	
C	0.18	0.27	0.007	0.011	
D	9.90	10.50	0.390	0.413	
Е	5.10	5.45	0.201	0.215	
e	1.27 BSC		0.050 BSC		
HE	7.40	8.20	0.291	0.323	
L	0.50	0.85	0.020	0.033	
LE	1.10	1.50	0.043	0.059	
М	0 °	10 °	0 °	10 °	
Q ₁	0.70	0.90	0.028	0.035	
Ζ	0.78			0.031	

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product cust for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agosciated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent feedesign or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.

JLC1562B