## FEATURES

- Non-volatile EEPROM storage of programmed trim codes
- Power On Recall of capacitance setting
- High-Performance Electronically Trimmable Capacitance
- Excellent Linearity: <0.5 LSB error
- Very Simple Digital Interface
- Fast Adjustments: $5 \mu \mathrm{~s}$ max incremental change
- Eliminates the need for mechanical tuning
- Capacitance trimmable from 7.5 pF to 14.5 pF (single-ended mode)
- Packages:
-MSOP ( $1.1 \mathrm{~mm} \times 3.0 \mathrm{~mm} \times 3.0 \mathrm{~mm}$ )
-FCP ( $1.35 \mathrm{~mm} \times 1.32 \mathrm{~mm} \times 0.50 \mathrm{~mm}$ )


## APPLICATIONS

- Post-trim of low-cost regenerative receivers
- Tunable RF stages
- Low-cost, Low temperature drift oscillators
- Garage door openers
- Keyless entry
- Industrial wireless control
- Capacitive sensor trimming
- RFID tags


## DESCRIPTION

The Xicor X90100 is a non-volatile electronically programmable capacitor. The device is programmed through a simple digital interface. After programming, the chosen setting for the device is retained by internal EEPROM storage whether or not DC power is maintained. There are 32 programmable capacitance values selectable, ranging from 7.5 pF to 14.5 pF in 0.23 pF increments, in single-ended mode. The dielectric is highly stable, and the capacitance exhibits a very low voltage coefficient. It has virtually no dielectric absorbtion and has a very low temperature drift coefficient in differential mode ( $<50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ).

The X90100 is programmed through three digital interface pins, which have Schmitt triggers and pullup resistors to secure code retention. The three pins, INC, U/D, and $\overline{C S}$, are identical in operation to other Xicor chips with up/down interface, such as the $\times 9315$ 5-bit Digitally Controlled Potentiometer (DCP).

## BLOCK DIAGRAM



## PIN CONFIGURATION



## X90100 ORDERING CODES

| Ordering <br> Number | Ctotal | Package | Temperature <br> Range |
| :---: | :---: | :---: | :---: |
| X90100M8I | $7.5 p F$ to $14.5 p F$, Single Ended | 8-lead MSOP | -40 C to +85 C |
| X90100X8I | 7.5 pF to 14.5 pF , Single Ended | 8-lead FCP | -40 C to +85 C |

## PIN DESCRIPTIONS

| Pin Number |  | Symbol | Brief Description |
| :---: | :---: | :---: | :---: |
| MSOP | FCP |  |  |
| 1 | 6 | $\overline{\text { INC }}$ | Increment (ㅍNC). The $\overline{\mathrm{INC}}$ input is negative-edge triggered. Toggling $\overline{\mathrm{INC}}$ will move the capacitance value and either increment or decrement the counter in the direction indicated by the logic level on the $U / \bar{D}$ input. |
| 2 | 7 | U/ $\bar{D}$ | Up/Down (U/ $\overline{\mathrm{D}}$ ). The U/ $\overline{\mathrm{D}}$ input controls the direction of the trimmed capacitor value and whether the counter is incremented or decremented. |
| 3 | 8 | $\mathrm{V}_{\text {SS }}$ | Ground. |
| 4 | 5 | Cp | $\mathbf{C p}$. The high (Cp) and low (Cm) terminals of the X90100 are equivalent to the fixed terminals of a mechanical trimmable capacitor. The minimum dc voltage is $\mathrm{V}_{\mathrm{SS}}$ and the maximum is $\mathrm{V}_{\mathrm{C}}$. The value of capacitance across the terminals is determined by digital inputs $\overline{\mathrm{NC}}, \mathrm{U} / \overline{\mathrm{D}}$, and $\overline{\mathrm{CS}}$. |
| 5 | 4 | Cm | Cm. The high (Cp) and low (Cm) terminals of the X90100 are equivalent to the fixed terminals of a mechanical trimmable capacitor. The minimum dc voltage is $\mathrm{V}_{\mathrm{SS}}$ and the maximum is $\mathrm{V}_{\mathrm{C}}$. The value of capacitance across the terminals is determined by digital inputs $\overline{\mathrm{INC}}, \mathrm{U} / \overline{\mathrm{D}}$, and $\overline{\mathrm{CS}}$. |
| 6 | 2 | N/C | Not Connected. Must be floating. |
| 7 | 1 | $\overline{\mathrm{CS}}$ | Chip Select ( $\overline{\mathbf{C S}}$ ). The device is selected when the $\overline{\mathrm{CS}}$ input is LOW. The current counter value is stored in nonvolatile memory when $\overline{\mathrm{CS}}$ is returned HIGH while the $\overline{\mathrm{NDC}}$ input is also HIGH. After the store operation is complete the X90100 will be placed in the low power standby mode until the device is selected once again. |
| 8 | 3 | $\mathrm{V}_{\mathrm{CC}}$ | Positive Supply Voltage. |

## ABSOLUTE MAXIMUM RATINGS



## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; the functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAPACITOR CHARACTERISTICS (Vcc=+5V, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, single ended mode, $\mathrm{C}_{\mathrm{M}}=0 \mathrm{~V}$, unless otherwise stated.)

| Symbol | Parameter | Limits |  |  |  | Test Conditions/Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ ${ }^{(4)}$. | Max. | Unit |  |
|  | Absolute accuracy |  | $\pm 15$ |  | \% |  |
| $\mathrm{V}_{\mathrm{Cp}}$ | $\mathrm{C}_{\mathrm{p}}$ terminal voltage | 0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |  |
| $\mathrm{V}_{\mathrm{Cm}}$ | $\mathrm{C}_{\mathrm{m}}$ terminal voltage | 0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |  |
| $\Delta \mathrm{C}$ | Capacitance increments |  | 0.23 |  | pF |  |
| $\Delta \mathrm{C}$ | Capacitance range |  | 7 |  | pF |  |
| $\mathrm{C}_{\text {total }}$ | Capacitance at Code=0 |  | 7.5 |  | pF |  |
| $\mathrm{C}_{\text {Total }}$ | Capacitance at Code=31 |  | 14.5 |  | pF |  |
| Q | Quality factor ${ }^{(5)}$ |  | 7 |  |  | $\mathrm{f}=315 \mathrm{MHz}$ |
|  | Resolution |  | 5 |  | bits |  |
| INL | Absolute linearity error ${ }^{(1)}$ |  | $\pm 0.15$ |  | Isb |  |
| DNL | Relative linearity error ${ }^{(2)}$ |  | $\pm 0.15$ |  | Isb |  |
| TC ${ }_{1}$ | $\mathrm{C}_{\text {TOTAL }}$ Temperature Coefficient ${ }^{(5)}$ |  | $\pm 50$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ | Differential Mode |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 2.7 |  | 5.5 | V |  |
|  |  |  |  |  |  |  |

Notes: (1) Absolute linearity is used to determine actual capacitance versus expected capacitance $=C_{(n)}($ actual $)-C_{(n)}($ expected $)= \pm 0.15 \mathrm{MI}$.
(2) Relative linearity is a measure of the error in step size between settings $=\mathrm{C}_{(\mathrm{n}+1)}-\left[\mathrm{C}_{(\mathrm{n})}+\mathrm{MI}\right]= \pm 0.15 \mathrm{MI}$.
(3) $\mathrm{Isb}=$ least significant bit $=\mathrm{C}_{\mathrm{TOT}} / 31$.
(4) Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
(5) This parameter is not $100 \%$ tested
D.C. OPERATING CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$ unless otherwise specified)

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. ${ }^{(4)}$ | Max. |  |  |
| ${ }^{\text {CCC1 }}$ | $\mathrm{V}_{C C}$ active current (Increment) |  | 50 | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{C S}=V_{\mathrm{IL}}, \mathrm{U} / \overline{\mathrm{D}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \text { and } \\ & \overline{\mathrm{NC}}=0.4 \mathrm{~V} @ \text { max. } \mathrm{t}_{\mathrm{CYC}} \end{aligned}$ |
| ${ }^{\text {ICC2 }}$ | $\mathrm{V}_{\mathrm{CC}}$ active current (Store) (EEPROM Store) |  | 250 | 500 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{C S}=V_{\mathrm{IH}}, \mathrm{U} / \overline{\mathrm{D}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \text { and } \\ & \mathrm{INC}=\mathrm{V}_{\mathrm{IH}} @ \text { max. } \mathrm{t}_{\mathrm{WR}} \end{aligned}$ |
| $\mathrm{I}_{\text {SB }}$ | Standby supply current |  | 0.5 | 2 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{C S}=V_{C C}-0.3 V, U / \bar{D} \text { and } \\ & \overline{I N C}=V_{S S} \text { or } V_{C C}-0.3 \mathrm{~V} \\ & \hline \end{aligned}$ |
| ILI | $\overline{C S}, \overline{I N C}, \mathrm{U} / \overline{\mathrm{D}}$ input leakage current |  | -15 |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {SS }}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | $\overline{\mathrm{CS}}$, INC, U/ $\overline{\mathrm{D}}$ input HIGH voltage | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |  |
| $\mathrm{V}_{\mathrm{IL}}$ | $\overline{\mathrm{CS}}$, INC, U/ $\overline{\mathrm{D}}$ input LOW voltage | -0.5 |  | $\mathrm{V}_{C C} \times 0.1$ | V |  |
| $\mathrm{ClN}_{\text {IN }}{ }^{(5)}$ | $\overline{\mathrm{CS}}, \overline{\mathrm{INC}}, \mathrm{U} / \overline{\mathrm{D}}$ input capacitance |  |  | 10 | pF | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ |

ENDURANCE AND DATA RETENTION ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter | Min. | Unit |
| :---: | :---: | :---: |
| Minimum endurance | 100,000 | Data changes per bit |
| Data retention | 100 | Years |

## A.C. CONDITIONS OF TEST

| Input pulse levels | OV to 3 V |
| :--- | :--- |
| Input rise and fall times | 10 ns |
| Input reference levels | 1.5 V |

A.C. OPERATING CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$ unless otherwise specified)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ.(4) | Max. |  |
| $\mathrm{t}_{\mathrm{Cl}}$ | $\overline{\mathrm{CS}}$ to $\overline{\mathrm{INC}}$ setup | 100 |  |  | ns |
| $t_{\text {ID }}$ | $\overline{\text { INC }} \mathrm{HIGH}$ to U/D change | 100 |  |  | ns |
| $t_{\text {DI }}$ | U/ $\overline{\mathrm{D}}$ to INC setup | 100 |  |  | ns |
| $\mathrm{t}_{\mathrm{IL}}(7)$ | INC LOW period | 1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{IH}}{ }^{(7)}$ | $\overline{\text { INC HIGH period }}$ | 1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{1}$ | $\overline{\mathrm{INC}}$ Inactive to $\overline{\mathrm{CS}}$ inactive | 1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {CPHNS }}{ }^{(5)}$ | $\overline{\mathrm{CS}}$ Deselect time (NO STORE) | 1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{CPHS}}{ }^{(5)}$ | $\overline{\mathrm{CS}}$ Deselect time (STORE) | 10 |  |  | ms |
| $\mathrm{t}_{\mathrm{IW}}$ | $\overline{\mathrm{INC}}$ to $\mathrm{C}_{\text {TOTAL }}$ change |  | 1 | 5 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{CYC}}$ | $\overline{\text { INC cycle time }}$ | 4 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{R},} \mathrm{t}_{\mathrm{F}}(5)$ | $\overline{\text { INC input rise and fall time }}$ |  |  | 500 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{PU}}{ }^{(5)}$ | Power up to capacitance stable |  |  | 5 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{R}} \mathrm{V}_{\mathrm{CC}}{ }^{(5)}$ | $\mathrm{V}_{\text {CC }}$ power-up rate | 0.2 |  | 50 | $\mathrm{V} / \mathrm{ms}$ |
| $t_{W R}{ }^{(5)}$ | Store cycle |  | 5 | 10 | ms |

## A.C. TIMING



Notes: (6) Ml in the A.C. timing diagram refers to the minimum incremental change in the $\mathrm{C}_{\text {TOTAL }}$ output due to a change in the counter value.
(7) $t_{I H}+t_{I L} \geq 4 \mu \mathrm{~s}$

## POWER UP TIMING (DIGITAL INPUTS FLOATING, INTERNAL PULLUP ACTION SHOWN)



## POWER UP AND DOWN REQUIREMENTS

There are no restrictions on the power-up or power-down conditions of $\mathrm{V}_{\mathrm{CC}}$ and the voltages applied to the $\mathrm{Cp}, \mathrm{Cm}$ pins provided that $\mathrm{V}_{\mathrm{cc}}$ is always more positive than or equal to $\mathrm{V}_{\mathrm{Cp}}, \mathrm{V}_{\mathrm{Cm}}$, i.e., $\mathrm{V}_{\mathrm{Cc}} \geq \mathrm{V}_{\mathrm{Cp}}, \mathrm{V}_{\mathrm{Cm}}$. The $\mathrm{V}_{\mathrm{Cc}}$ ramp rate spec is always in effect.

## Powerup Requirements

In order to prevent unwanted tap position changes or an inadvertant store, bring the $\overline{\mathrm{CS}}$ and $\overline{\mathrm{NC}}$ high before or concurrently with the $\mathrm{V}_{\mathrm{CC}}$ pin. The logic inputs have internal active pullups to provide reliable powerup operation. See powerup timing diagram.

## PIN CONFIGURATION



## DETAILED PIN DESCRIPTIONS

## Cp and Cm

The high ( Cp ) and low ( Cm ) terminals of the X90100 are equivalent to the fixed terminals of a mechanical trimmable capacitor. The minimum dc voltage is $\mathrm{V}_{\mathrm{SS}}$ and the maximum is $V_{\mathrm{Cc}}$. The value of capacitance across the terminals is determined by digital inputs $\overline{\mathrm{INC}}, \mathrm{U} / \overline{\mathrm{D}}$, and $\overline{\mathrm{CS}}$.

## Up/Down (U/ $\overline{\mathbf{D}}$ )

The $U / \bar{D}$ input controls the direction of the trimmed capacitor value and whether the counter is incremented or decremented. This pin has an active current source pullup.

## Increment ( $\overline{\mathrm{INC}}$ )

The $\overline{\mathrm{NC}}$ input is negative-edge triggered. Toggling $\overline{\mathrm{INC}}$ will move the capacitance value and either increment or decrement the counter in the direction indicated by the logic level on the $U / \bar{D}$ input. This pin has an active current source pullup.

## Chip Select ( $\overline{\mathbf{C S}}$ )

The device is selected when the $\overline{\mathrm{CS}}$ input is LOW. The current counter value is stored in nonvolatile memory when $\overline{C S}$ is returned HIGH while the INC input is also HIGH. After the store operation is complete the X90100 will be placed in the low power standby mode until the device is selected once again. This pin has active circuit source pullup.
$N / C$ - This pin should be left floating.

## PIN NAMES

| Symbol | Default | Description |
| :---: | :---: | :--- |
| Cp | output | Positive capacitor terminal |
| Cm | output | Negative capacitor terminal |
| $\mathrm{V}_{\mathrm{SS}}$ | supply | Ground |
| $\mathrm{V}_{\mathrm{CC}}$ | supply | Positive supply voltage |
| $\mathrm{U} / \overline{\bar{D}}$ | pull up | Up/Down control input |
| $\overline{\mathrm{INC}}$ | pull up | Increment control input |
| $\overline{\mathrm{CS}}$ | pull up | Chip Select control input |

## PRINCIPLES OF OPERATION

There are three sections of the X90100: the input control, counter and decode section; the nonvolatile memory; and the capacitor array. The input control section operates just like an up/down counter. The output of this counter is decoded to turn on electronic switches connecting internal units to the sum capacitor. Under the proper conditions the contents of the counter can be stored in nonvolatile memory and retained for future use. The capacitor array is comprised of 31 individual capacitors connected in parallel. At one end of each element is an electronic switch that connects it to the sum.

The capacitor, when at either end of the range, acts like its mechanical equivalent and does not move beyond the last position. That is, the counter does not wrap around when clocked to either extreme.

The electronic switches on the device operate in a "make before break" mode when the counter changes positions. If the counter is moved several positions, multiple units are connected to the total for $\mathrm{t}_{\mathrm{IW}}$ (INC to $\mathrm{C}_{\text {TOTAL }}$ change). The $\mathrm{C}_{\text {TOTAL }}$ value for the device can temporarily be increased by a significant amount if the counter is moved several positions.

When the device is powered-down, the last counter position stored will be maintained in the nonvolatile memory. When power is restored, the contents of the memory are recalled and the capacitor is set to the value last stored.

## INSTRUCTIONS AND PROGRAMMING

The $\overline{\mathrm{INC}}, \mathrm{U} / \overline{\mathrm{D}}$ and $\overline{\mathrm{CS}}$ inputs control the movement of the capacitor total value. With CS set LOW the device is selected and enabled to respond to the U/ $\overline{\mathrm{D}}$ and $\overline{\mathrm{INC}}$ inputs. HIGH to LOW transitions on $\overline{\mathrm{INC}}$ will increment or decrement (depending on the state of the U/D input) a five bit counter. The output of this counter is decoded to select one of thirty two capacitor combinations for the capacitor array.

The value of the counter is stored in nonvolatile memory whenever $\overline{\mathrm{CS}}$ transitions HIGH while the $\overline{\mathrm{INC}}$ input is also HIGH.

The system may select the X90100, move the capacitor value and deselect the device without having to store the latest count total in nonvolatile memory. After the count movement is performed as described above and once the new position is reached, the system must keep $\overline{I N C}$ LOW while taking $\overline{\mathrm{CS}}$ HIGH. The new $\mathrm{C}_{\text {TO- }}$ TAL value will be maintained until changed by the system or until a power-up/down cycle recalled the previously stored data.

This procedure allows the system to always power-up to a preset value stored in nonvolatile memory; then during system operation minor adjustments can be made. The adjustments might be based on user preference, system parameter changes due to temperature drift, etc.

The state of U/D may be changed while $\overline{C S}$ remains LOW. This allows the host system to enable the device and then move the counter up and down until the proper trim is attained.

## MODE SELECTION

| $\mathbf{C S}$ | $\overline{\text { INC }}$ | U/D | Mode |
| :---: | :---: | :---: | :--- |
| L | $\mathbf{L}$ | H | Cap value Up |
| L | $\mathbf{L}$ | L | Cap value Down |
| - | H | X | Store Cap Position |
| H | X | X | Standby Current |
| - | L | X | No Store, Return to Standby |
| - | L | H | Cap value Up <br> (not recommended) |
| $\square$ | L | L | Cap value Down <br> (not recommended) |

## TABLE OF VALUES

## Single-Ended Mode

$$
\begin{gathered}
\text { C OUT }^{=} \frac{\text { Code }}{31} \cdot 7.0+7.5(\mathrm{pF}) \\
0 \leq \text { Code } \leq 31
\end{gathered}
$$



Example of a single-ended circuit

## Differential Mode

$C_{\text {OUT }}=$ Code $\cdot 0.35+1.00(\mathrm{pF})$
$\mathbf{0} \leq$ Code $\leq 31$


Example of a differential mode circuit

## PACKAGING INFORMATION

## 8 Bump FCP Package



Bottom View (Bumped Side)


Side View


Side View

|  |  | Min | Nominal | Max |
| :--- | :---: | :---: | :---: | :---: |
|  | Symbol | Millimeters |  |  |
| Package Width |  | 1.322 | 1.352 | 1.382 |
| Package Length | b | 1.297 | 1.327 | 1.357 |
| Package Height | c | 0.466 | 0.506 | 0.546 |
| Body Thickness | d | 0.381 | 0.406 | 0.431 |
| Ball Height | e | 0.085 | 0.100 | 0.115 |
| Ball Diameter | f | 0.100 | 0.125 | 0.140 |


|  | Bump Name | X coordinate, $\boldsymbol{\mu m}$ | Y coordinate, $\boldsymbol{\mu} \mathbf{m}$ |
| :---: | :---: | :---: | :---: |
| 1 | $\overline{\mathrm{CS}}$ | 28.4 | 478.8 |
| 2 | $\mathrm{NC} / \mathrm{Test}$ | 352.9 | 471.8 |
| 3 | $\mathrm{~V}_{\mathrm{CC}}$ | -488.6 | 351.3 |
| 4 | Cm | 491.9 | 210.8 |
| 5 | Cp | 491.9 | -218.2 |
| 6 | $\overline{\mathrm{INC}}$ | -491.6 | -382.7 |
| 7 | $\mathrm{U} / \overline{\mathrm{D}}$ | -40.1 | -479.2 |
| 8 | $\mathrm{~V}_{\mathrm{SS}}$ | 373.4 | -488.7 |

Note: Coordinate $(0,0)$ is at package center

## PACKAGING INFORMATION



NOTE:

1. ALL DIMENSIONS IN INCHES AND (MILLIMETERS)

## LIMITED WARRANTY

©Xicor, Inc. 2003 Patents Pending
Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, or licenses are implied.

## TRADEMARK DISCLAIMER:

Xicor and the Xicor logo are registered trademarks of Xicor, Inc. AutoStore, Direct Write, Block Lock, SerialFlash, MPS, BiasLock and XDCP are also trademarks of Xicor, Inc. All others belong to their respective owners.

## U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829,482; 4,874,967; 4,883,976; 4,980,859; 5,012,132; 5,003,197; 5,023,694; 5,084,667; 5,153,880; 5,153,691; $5,161,137 ; 5,219,774 ; 5,270,927 ; 5,324,676 ; 5,434,396 ; 5,544,103 ; 5,587,573 ; 5,835,409 ; 5,977,585$. Foreign patents and additional patents pending.

## LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.
Xicor's products are not authorized for use in critical components in life support devices or systems.

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
