


STM32L100C6 STM32L100R8 STM32L100RB

Ultralow power 32-bit MCU ARM®-based Cortex™-M3, 128KB Flash, 10KB SRAM, 2KB EEPROM, LCD, USB, ADC, DAC

Datasheet - preliminary data



Features

- Ultralow power platform
 - 1.8 V to 3.6 V power supply
 - -40°C to 85°C temperature range
 - 0.3 μA Standby mode (3 wakeup pins)
 - 0.9 µA Standby mode + RTC
 - 0.57 μA Stop mode (16 wakeup lines)
 - 1.2 μA Stop mode + RTC
 - 9 μA Low-power Run mode
 - 214 μA/MHz Run mode
 - 10 nA ultra-low I/O leakage
 - < 8 μs wakeup time</p>
- Core: ARM 32-bit Cortex[™]-M3 CPU
 - From 32 kHz up to 32 MHz max
 - 33.3 DMIPS peak (Dhrystone 2.1)
 - Memory protection unit
- · Reset and supply management
 - Ultrasafe, low power BOR (brownout reset) with 5 selectable thresholds
 - Ultralow power POR/PDR
 - Programmable voltage detector (PVD)
- Clock sources
 - 1 to 24 MHz crystal oscillator
 - 32 kHz oscillator for RTC with calibration
 - High Speed Internal 16 MHz
 - Internal Low Power 37 kHz RC
 - Internal multispeed low power 65 kHz to 4.2 MHz
 - PLL for CPU clock and USB (48 MHz)
- Pre-programmed bootloader
 - USART supported

- Development support
 - Serial wire debug supported
 - JTAG supported
- Up to 51 fast I/Os (42 I/Os 5V tolerant), all mappable on 16 external interrupt vectors
- Memories
 - Up to 128 KB Flash with ECC
 - Up to 10 KB RAM
 - Up to 2 KB of true EEPROM with ECC
 - 20 Byte Backup Register
- LCD Driver for up to 8x28 segments
- Analog peripherals
 - 12-bit ADC 1 Msps up to 20 channels
 - 12-bit DAC 2 channels with output buffers
 - Two ultralow power comparators
- Seven DMA controller channels
- Eight communication interface peripherals
 - One USB 2.0
 - Three USART (ISO 7816, IrDA)
 - Two SPI (16 Mbits/s)
 - Two I2C (SMBus/PMBus)
- Ten timers:
 - Six16-bit timers with up to 4 IC/OC/PWM channels
 - Two 16-bit basic timers
 - Two watchdog timers (independent and window)
- · CRC calculation unit

Contents

| 1 | Intro | Introduction | | | | | | |
|---|-------|-----------------|--|------|--|--|--|--|
| 2 | Desc | Description | | | | | | |
| | 2.1 | Device overview | | | | | | |
| | 2.2 | Ultralo | w power device continuum | 11 | | | | |
| | | 2.2.1 | Performance | . 11 | | | | |
| | | 2.2.2 | Shared peripherals | . 11 | | | | |
| | | 2.2.3 | Common system strategy | . 11 | | | | |
| | | 2.2.4 | Features | . 11 | | | | |
| 3 | Fund | tional o | overview | . 12 | | | | |
| | 3.1 | Low po | ower modes | . 13 | | | | |
| | 3.2 | ARM® | Cortex™-M3 core with MPU | . 17 | | | | |
| | 3.3 | Reset | and supply management | . 18 | | | | |
| | | 3.3.1 | Power supply schemes | . 18 | | | | |
| | | 3.3.2 | Power supply supervisor | . 18 | | | | |
| | | 3.3.3 | Voltage regulator | . 19 | | | | |
| | | 3.3.4 | Boot modes | . 19 | | | | |
| | 3.4 | Clock | management | . 20 | | | | |
| | 3.5 | Low po | ower real-time clock and backup registers | . 22 | | | | |
| | 3.6 | GPIOs | s (general-purpose inputs/outputs) | . 22 | | | | |
| | 3.7 | Memo | ries | . 23 | | | | |
| | 3.8 | DMA (| direct memory access) | . 23 | | | | |
| | 3.9 | LCD (I | iquid crystal display) | . 23 | | | | |
| | 3.10 | ADC (a | analog-to-digital converter) | . 24 | | | | |
| | | 3.10.1 | Internal voltage reference (V _{REFINT}) | | | | | |
| | 3.11 | DAC (| digital-to-analog converter) | | | | | |
| | 3.12 | Ultralo | w power comparators and reference voltage | . 25 | | | | |
| | 3.13 | | g interface | | | | | |
| | 3.14 | | s and watchdogs | | | | | |
| | 0.11 | 3.14.1 | General-purpose timers (TIM2, TIM3, TIM4, TIM9, TIM10 and TIM11) | | | | | |
| | | 3.14.2 | Basic timers (TIM6 and TIM7) | | | | | |
| | | 3.14.3 | SysTick timer | | | | | |
| | | | - | | | | | |

| | | 3.14.4 | Independent watchdog (IWDG) | 26 |
|---|-------|---------------------|---|------|
| | | 3.14.5 | Window watchdog (WWDG) | 27 |
| | 3.15 | Comm | unication interfaces | . 27 |
| | | 3.15.1 | I ² C bus | 27 |
| | | 3.15.2 | Universal synchronous/asynchronous receiver transmitter (USART) | 27 |
| | | 3.15.3 | Serial peripheral interface (SPI) | 27 |
| | | 3.15.4 | Universal serial bus (USB) | 27 |
| | 3.16 | CRC (d | cyclic redundancy check) calculation unit | . 28 |
| | 3.17 | Develo | pment support | . 28 |
| 4 | Pin d | lescript | ions | . 29 |
| 5 | Mem | ory ma _l | pping | . 39 |
| 6 | Elect | trical ch | naracteristics | . 41 |
| | 6.1 | Param | eter conditions | . 41 |
| | | 6.1.1 | Minimum and maximum values | 41 |
| | | 6.1.2 | Typical values | 41 |
| | | 6.1.3 | Typical curves | 41 |
| | | 6.1.4 | Loading capacitor | 41 |
| | | 6.1.5 | Pin input voltage | 41 |
| | | 6.1.6 | Power supply scheme | 42 |
| | | 6.1.7 | Current consumption measurement | 42 |
| | 6.2 | Absolu | te maximum ratings | . 43 |
| | 6.3 | Operat | ing conditions | . 44 |
| | | 6.3.1 | General operating conditions | 44 |
| | | 6.3.2 | Embedded reset and power control block characteristics | 45 |
| | | 6.3.3 | Embedded internal reference voltage | 46 |
| | | 6.3.4 | Supply current characteristics | 48 |
| | | 6.3.5 | External clock source characteristics | 58 |
| | | 6.3.6 | Internal clock source characteristics | 64 |
| | | 6.3.7 | PLL characteristics | 66 |
| | | 6.3.8 | Memory characteristics | 67 |
| | | 6.3.9 | EMC characteristics | 68 |
| | | 6.3.10 | Absolute maximum ratings (electrical sensitivity) | 70 |
| | | 6.3.11 | I/O current injection characteristics | 70 |
| | | 6.3.12 | I/O port characteristics | 72 |

| .1 Packa .2 Therm 7.2.1 | DAC electrical specifications Comparator LCD controller aracteristics ge mechanical data al characteristics Reference document ormation scheme | |
|---|--|----------------------------------|
| 6.3.17 6.3.18 6.3.19 Package ch .1 Package. | Comparator LCD controller aracteristics ge mechanical data al characteristics | |
| 6.3.17 6.3.18 6.3.19 Package ch | Comparator LCD controller aracteristics ge mechanical data | |
| 6.3.17 6.3.18 6.3.19 Package ch | Comparator LCD controller | |
| 6.3.17 6.3.18 6.3.19 | Comparator | |
| 6.3.17 6.3.18 | Comparator | |
| 6.3.17 | | |
| | DAC electrical specifications | |
| 6.3.16 | | 83 |
| | 12-bit ADC characteristics | |
| 6.3.15 | Communication interfaces | |
| 6.3.14 | TIM timer characteristics | 76 |
| 6.3.13 | NRST pin characteristics | |
| | 6.3.14 6.3.15 | 6.3.14 TIM timer characteristics |

List of tables

| Table 1. | Ultralow power STM32L100xx device features and peripheral counts | 10 |
|-----------|---|----|
| Table 2. | Functionalities depending on the operating power supply range | 14 |
| Table 3. | CPU frequency range depending on dynamic voltage scaling | 15 |
| Table 4. | Working mode-dependent functionalities (from Run/active down to standby) | 16 |
| Table 5. | Internal voltage reference measured values | 24 |
| Table 6. | Timer feature comparison | 25 |
| Table 7. | STM32L100xx pin definitions | 31 |
| Table 8. | Alternate function input/output | 35 |
| Table 9. | Voltage characteristics | 43 |
| Table 10. | Current characteristics | 43 |
| Table 11. | Thermal characteristics | 44 |
| Table 12. | General operating conditions | 14 |
| Table 13. | Embedded reset and power control block characteristics | 45 |
| Table 14. | Embedded internal reference voltage4 | 16 |
| Table 15. | Current consumption in Run mode, code with data processing running from Flash 4 | 48 |
| Table 16. | Current consumption in Run mode, code with data processing running from RAM 4 | 19 |
| Table 17. | Current consumption in Sleep mode | 50 |
| Table 18. | Current consumption in Low power run mode | 51 |
| Table 19. | Current consumption in Low power sleep mode | |
| Table 20. | Typical and maximum current consumptions in Stop mode | |
| Table 21. | Typical and maximum current consumptions in Standby mode | |
| Table 22. | Typical and maximum timings in Low power modes | |
| Table 23. | Peripheral current consumption | |
| Table 24. | High-speed external user clock characteristics | |
| Table 25. | Low-speed external user clock characteristics | |
| Table 26. | HSE 1-24 MHz oscillator characteristics | |
| Table 27. | LSE oscillator characteristics (f _{LSE} = 32.768 kHz) | |
| Table 28. | HSI oscillator characteristics | |
| Table 29. | LSI oscillator characteristics | |
| Table 30. | MSI oscillator characteristics | 35 |
| Table 31. | PLL characteristics | |
| Table 32. | RAM and hardware registers | |
| Table 33. | Flash memory and data EEPROM characteristics | |
| Table 34. | Flash memory, data EEPROM endurance and data retention | |
| Table 35. | EMS characteristics | |
| Table 36. | EMI characteristics | |
| Table 37. | ESD absolute maximum ratings | |
| Table 38. | Electrical sensitivities | |
| Table 39. | I/O current injection susceptibility | 71 |
| Table 40. | I/O static characteristics | |
| Table 41. | Output voltage characteristics | |
| Table 42. | I/O AC characteristics | |
| Table 43. | NRST pin characteristics | |
| Table 44. | TIMx characteristics | |
| Table 45. | I ² C characteristics. | |
| Table 46. | SCL frequency (f _{PCI K1} = 32 MHz, V _{DD} = 3.3 V) | 78 |
| Table 47. | SPI characteristics | |
| Table 48. | USB startup time. | |



List of tables

| Table 49. | USB DC electrical characteristics | 82 |
|-----------|---|-----|
| Table 50. | USB: full speed electrical characteristics | 82 |
| Table 51. | ADC clock frequency | 83 |
| Table 52. | ADC characteristics | 83 |
| Table 53. | ADC accuracy | 84 |
| Table 54. | R _{AIN} max for f _{ADC} = 16 MHz | 86 |
| Table 55. | DAC characteristics | 88 |
| Table 56. | Comparator 1 | 91 |
| Table 57. | Comparator 2 characteristics | 92 |
| Table 58. | LCD controller characteristics | 93 |
| Table 59. | LQFP64, 10 x 10 mm 64-pin low-profile quad flat package mechanical data | 95 |
| Table 60. | UFQFPN48 7 x 7 mm, 0.5 mm pitch, package mechanical data | 97 |
| Table 61. | Thermal characteristics | 98 |
| Table 62 | Ordering information scheme | 100 |

List of figures

| Figure 1. | Ultralow power STM32L100xx block diagram | 12 |
|------------|---|----|
| Figure 2. | Clock tree | 21 |
| Figure 3. | STM32L100xx LQFP64 pinout | 29 |
| Figure 4. | STM32L100xx UFQFPN48 pinout | |
| Figure 5. | Memory map | 40 |
| Figure 6. | Pin loading conditions | |
| Figure 7. | Pin input voltage | 41 |
| Figure 8. | Power supply scheme | |
| Figure 9. | Current consumption measurement scheme | 42 |
| Figure 10. | Low-speed external clock source AC timing diagram | 59 |
| Figure 11. | High-speed external clock source AC timing diagram | |
| Figure 12. | HSE oscillator circuit diagram | |
| Figure 13. | Typical application with a 32.768 kHz crystal | 63 |
| Figure 14. | I/O AC characteristics definition | 75 |
| Figure 15. | Recommended NRST pin protection | 76 |
| Figure 16. | I ² C bus AC waveforms and measurement circuit | 78 |
| Figure 17. | SPI timing diagram - slave mode and CPHA = 0 | 80 |
| Figure 18. | SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾ | 80 |
| Figure 19. | SPI timing diagram - master mode ⁽¹⁾ | 81 |
| Figure 20. | USB timings: definition of data signal rise and fall time | 82 |
| Figure 21. | ADC accuracy characteristics | 85 |
| Figure 22. | Typical connection diagram using the ADC | 85 |
| Figure 23. | Maximum dynamic current consumption on V _{DDA} supply pin during ADC | |
| | conversion | 86 |
| Figure 24. | Power supply and reference decoupling | 87 |
| Figure 25. | 12-bit buffered /non-buffered DAC | 90 |
| Figure 26. | LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package outline | 94 |
| Figure 27. | Recommended footprint | 95 |
| Figure 28. | UFQFPN48 7 x 7 mm, 0.5 mm pitch, package outline | 96 |
| Figure 29. | Recommended footprint | |
| Figure 30. | Thermal resistance | 98 |

1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32L100C6 and STM32L100R8/B ultralow power ARM® Cortex[™]-based microcontrollers product line.

The ultralow power STM32L100xx⁽¹⁾ family includes devices in 2 different package types: 48 or 64 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the ultralow power STM32L100xx microcontroller family suitable for a wide range of applications:

- Medical and handheld equipment
- Application control and user interface
- · PC peripherals, gaming, GPS and sport equipment
- Alarm systems, Wired and wireless sensors, Video intercom
- Utility metering

This STM32L100C6 and STM32L100R8/B datasheet should be read in conjunction with the STM32L1xxxx reference manual (RM0038).

The document "Getting started with STM32L1xxx hardware development" AN3216 gives a hardware implementation overview. The both documents are available from the STMicroelectronics website www.st.com.

For information on the Cortex™-M3 core please refer to the Cortex™-M3 Technical Reference Manual, available from the *www.arm.com* website at the following address: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0337g.

Figure 1 shows the general block diagram of the device family.

_

^{1.} In this document, STM32L100xx refers to STM32L100C6, STM32L100R8 and STM32L100RB.

2 Description

The ultralow power STM32L100xx incorporates the connectivity power of the universal serial bus (USB) with the high-performance ARM Cortex [™]-M3 32-bit RISC core operating at a 32 MHz frequency, a memory protection unit (MPU), high-speed embedded memories (Flash memory up to 128 Kbytes and RAM up to 10 Kbytes) and an extensive range of enhanced I/Os and peripherals connected to two APB buses.

All devices offer a 12-bit ADC, 2 DACs and 2 ultralow power comparators, six general-purpose 16-bit timers and two basic timers, which can be used as time bases.

Moreover, the STM32L100xx devices contain standard and advanced communication interfaces: up to two I²Cs and SPIs, three USARTs and a USB.

They also include a real-time clock and a set of backup registers that remain powered in Standby mode.

Finally, the integrated LCD controller has a built-in LCD voltage generator that allows you to drive up to 8 multiplexed LCDs with contrast independent of the supply voltage. The ultralow power STM32L100xx operates from a 1.8 to 3.6 V power supply (down to 1.65 V at power down). It is available in the -40 to +85 °C temperature range. A comprehensive set of power-saving modes allows the design of low-power applications.







2.1 Device overview

Table 1. Ultralow power STM32L100xx device features and peripheral counts

| Peri | pheral | STM32L100C6 | STM32L100R8/B | | | |
|--|--------|--|---------------|-----|--|--|
| Flash (Kbytes) | | 32 | 64 | 128 | | |
| Data EEPROM (Kbytes | 5) | | 2 | | | |
| RAM (Kbytes) | | 4 | 8 | 10 | | |
| General-purpo | | | 6 | • | | |
| Timers | Basic | | 2 | | | |
| | SPI | | 2 | | | |
| Communication I ² C | | | 2 | | | |
| interfaces | USART | 3 | | | | |
| USB | | 1 | | | | |
| GPIOs | • | 37 51 | | | | |
| 12-bit synchronized A Number of channels | DC | 1 1 1 1 1 1 1 1 1 1 20 channels | | | | |
| 12-bit DAC Number of channels | | 2 2 | | | | |
| LCD COM x SEG | | 4x16 4x32 8x28 | | | | |
| Comparator | | 2 | | | | |
| Max. CPU frequency | | 32 MHz | | | | |
| Operating voltage | | 1.8 V to 3.6 V | | | | |
| Operating temperature | es | Ambient temperatures: –40 to +85 °C Junction temperature: –40 to + 105 °C | | | | |
| Packages | | UFQFPN48 LQFP64 | | | | |

10/102 DocID024295 Rev 1

2.2 Ultralow power device continuum

The ultralow power STM32L100C6 and STM32L100R8/B are fully pin-to-pin and software compatible. Besides the full compatibility within the family, the devices are part of STMicroelectronics microcontrollers ultralow power strategy which also includes STM8L1xx and STM8L0xx devices. The STM8L and STM32L families allow a continuum of performance, peripherals, system architecture and features.

They are all based on STMicroelectronics ultralow leakage process.

Note:

The ultralow power STM32L and general-purpose STM32Fxxxx families are pin-to-pin compatible. The STM8L15xxx devices are pin-to-pin compatible with the STM8L101xx devices. Please refer to the STM32F and STM8L documentation for more information on these devices.

2.2.1 Performance

All families incorporate highly energy-efficient cores with both Harvard architecture and pipelined execution: advanced STM8 core for STM8L families and ARM Cortex™-M3 core for STM32L family. In addition specific care for the design architecture has been taken to optimize the mA/DMIPS and mA/MHz ratios.

This allows the ultralow power performance to range from 5 up to 33.3 DMIPs.

2.2.2 Shared peripherals

STM8L15xxx and STM32L1xxxx share identical peripherals which ensure a very easy migration from one family to another:

- Analog peripherals: ADC, DAC and comparators
- Digital peripherals: RTC and some communication interfaces

2.2.3 Common system strategy

To offer flexibility and optimize performance, the STM8L15xx and STM32L1xxxx families use a common architecture:

- Same power supply range from 1.8 V to 3.6 V
- Architecture optimized to reach ultralow consumption both in low power modes and Run mode
- Fast startup strategy from low power modes
- Flexible system clock
- Ultrasafe reset: same reset strategy including power-on reset, power-down reset, brownout reset and programmable voltage detector.

2.2.4 Features

ST ultralow power continuum also lies in feature compatibility:

- More than 10 packages with pin count from 20 to 144 pins and size down to 3 x 3 mm
- Memory density ranging from 4 to 384 Kbytes

3 Functional overview

Figure 1 shows the block diagrams.

JTAG & SW POWER V_{DD}=1.8 V to 3.6 V VOLT. REG. NJT RST JT DI Cortex-M3 CPU JT CK/ SWCLK JTMS /SWDAT 128 KB Flash $F_{\text{max}}: 32 \text{ MHz}$ 2 KB data EEPROM JTDO MP U as AF RAM NVIC 10 KB @V DD A GP DMA OSC_IN OSC_OUT AHBP CLK
AP BP CLK
HCLK
FCLK PLL & clock XTAL OSC 1-24 MHz 7 channels @V DD A anagemer Supply RC HS NRST RC MS VR EF OUTPU T ◀ BOR/VREFINT Standby interface @VD DA PVD OS C32 _IN OS C32 _OUT Comp 1 XTAL32 kHz COMP2 _IN- /IN+ Comp 2 RT C AW U → RTC_TS,RTC_TAMP Backup register PA[15:0]< Backup interface GPIOR PB[15:01< LCD LCD step-up – V_{LCD}=2.5 V to 3.6 V GPIOC converter PD2 < TIM2 TIM3 RX,TX, CTS, RTS, US ART 2 SmartCa rd as AF RX,TX, CTS, RTS, FXT I US ART 3 Ĺ SmartC ard as AF , MOSI,MISO,SCK, NSS as AF MOSI ,MISO, SC K, NS S as AF SP12 RX.TX. CTS. RTS. SCL, SDA as AF US ART 1 SmartCard as AF > SCL, SDA, SMB us, PMBus as AF @V DD A I2C 2 20 A F $\rm V_{DDREF\ _ADC}$ 12-bit ADC US B_DP V_{SSREF_ADC} USB RAM 512 B JSB 2.0 FS device US B_DM SEG x LCD 8x28 (4x32) COM x General purpose @V DD A BA SIC TIMERS 2 Channels DAC_OUT1 as TIM6 12-bit DAC1 1 Channel TIM10 DAC_OUT2 as 12-bit DAC2 1 Channel TIM11 Ai15687hV3

Figure 1. Ultralow power STM32L100xx block diagram

1. AF = alternate function on I/O port pin.

3.1 Low power modes

The ultralow power STM32L100xx supports dynamic voltage scaling to optimize its power consumption in run mode. The voltage from the internal low-drop regulator that supplies the logic can be adjusted according to the system's maximum operating frequency and the external voltage supply:

- In range 1 (V_{DD} range limited to 2.0-3.6 V), the CPU runs at up to 32 MHz (refer to *Table 15* for consumption).
- In range 2 (full V_{DD} range), the CPU runs at up to 16 MHz (refer to *Table 15* for consumption)
- In range 3 (full V_{DD} range), the CPU runs at up to 4 MHz (generated only with the multispeed internal RC oscillator clock source). Refer to *Table 15* for consumption.

Seven low power modes are provided to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

• Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Sleep mode power consumption: refer to *Table 17*.

• Low power run mode

This mode is achieved with the multispeed internal (MSI) RC oscillator set to the minimum clock (65 kHz), execution from SRAM or Flash memory, and internal regulator in low power mode to minimize the regulator's operating current. In the Low power run mode, the clock frequency and the number of enabled peripherals are both limited.

Low power run mode consumption: refer to *Table 18: Current consumption in Low power run mode*.

• Low power sleep mode

This mode is achieved by entering the Sleep mode with the internal voltage regulator in Low power mode to minimize the regulator's operating current. In the Low power sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example would be to have a timer running at 32 kHz.

When wakeup is triggered by an event or an interrupt, the system reverts to the run mode with the regulator on.

Low power sleep mode consumption: refer to *Table 19: Current consumption in Low power sleep mode*.

• Stop mode with RTC

Stop mode achieves the lowest power consumption while retaining the RAM and register contents and real time clock. All clocks in the V_{CORE} domain are stopped, the PLL, MSI RC, HSI RC and HSE crystal oscillators are disabled. The LSE or LSI is still running. The voltage regulator is in the low power mode.

The device can be woken up from Stop mode by any of the EXTI line, in 8 μ s. The EXTI line source can be one of the 16 external lines. It can be the PVD output, the Comparator 1 event or Comparator 2 event (if internal reference voltage is on), it can be the RTC alarm(s), the USB wakeup, the RTC tamper events, the RTC timestamp event or the RTC wakeup.

Stop mode without RTC

Stop mode achieves the lowest power consumption while retaining the RAM and register contents. All clocks are stopped, the PLL, MSI RC, HSI and LSI RC, LSE and

HSE crystal oscillators are disabled. The voltage regulator is in the low power mode. The device can be woken up from Stop mode by any of the EXTI line, in 8 µs. The EXTI line source can be one of the 16 external lines. It can be the PVD output, the Comparator 1 event or Comparator 2 event (if internal reference voltage is on). It can also be wakened by the USB wakeup.

Stop mode consumption: refer to *Table 20: Typical and maximum current consumptions in Stop mode*.

Standby mode with RTC

Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSI RC and HSE crystal oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32K osc, RCC CSR).

The device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.

Standby mode without RTC

Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI, RC, HSI and LSI RC, HSE and LSE crystal oscillators are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32K osc, RCC_CSR).

The device exits Standby mode in $60~\mu s$ when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.

Standby mode consumption: refer to Table 21.

Note: The RTC, the IWDG, and the corresponding clock sources are not stopped by entering the Stop or Standby mode.

Table 2. Functionalities depending on the operating power supply range

| | Functionalities depending on the operating power supply range | | | | | | | |
|--------------------------------|---|---------------------------|--------------------------------|----------------------------|--|--|--|--|
| Operating power supply range | DAC and ADC operation | USB | Dynamic voltage scaling range | I/O operation | | | | |
| V _{DD} = 1.8 to 2.0 V | Conversion time up to 500 Ksps | Not functional | Range 2 or range 3 | Degraded speed performance | | | | |
| V _{DD} = 2.0 to 2.4 V | Conversion time up to 500 Ksps | Functional ⁽¹⁾ | Range 1, range 2 or range 3 | Full speed operation | | | | |
| V _{DD} = 2.4 to 3.6 V | Conversion time up to 1 Msps | Functional ⁽¹⁾ | Range 1, range 2 or range 3 | Full speed operation | | | | |

^{1.} Should be USB compliant from I/O voltage standpoint, the minimum V_{DD} is 3.0 V.

Table 3. CPU frequency range depending on dynamic voltage scaling

| CPU frequency range | Dynamic voltage scaling range |
|---|-------------------------------|
| 16 MHz to 32 MHz (1ws) 32 kHz to 16 MHz (0ws) | Range 1 |
| 8 MHz to 16 MHz (1ws) 32 kHz to 8 MHz (0ws) | Range 2 |
| 2.1 MHz to 4.2 MHz (1ws) 32 kHz to 2.1 MHz (0ws) | Range 3 |

Table 4. Working mode-dependent functionalities (from Run/active down to standby)

| | iking mode dep | | Low- | Low- | | Stop | | Standby |
|--|----------------|-------|--------------|----------------|---|-------------------|---|-------------------|
| lps | Run/Active | Sleep | power Run | power Sleep | | Wakeup capability | • | Wakeup capability |
| CPU | Υ | | Y | | | | | |
| Flash | Υ | Y | Y | N | | | | |
| RAM | Υ | Y | Y | Y | Υ | | | |
| Backup Registers | Υ | Y | Y | Y | Υ | | Υ | |
| EEPROM | Y | | Y | Y | Υ | | | |
| Brown-out rest (BOR) | Υ | Υ | Y | Y | Υ | Y | Υ | |
| DMA | Y | Υ | Y | Y | | | | |
| Programable Voltage Detector (PVD) | Υ | Υ | Y | Y | Y | Y | Υ | |
| Power On Reset (POR) | Υ | Υ | Y | Y | Υ | Y | Υ | |
| Power Down Rest (PDR) | Υ | Υ | Y | Y | Υ | | Υ | |
| High Speed Internal (HSI) | Y | Υ | | | | | | |
| High Speed External (HSE) | Y | Υ | | | | | | |
| Low Speed Internal (LSI) | Υ | Υ | Y | Y | Υ | | | |
| Low Speed External (LSE) | Υ | Υ | Y | Y | Υ | | | |
| Multi-Speed Internal (MSI) | Υ | Υ | Y | Y | | | | |
| Inter-Connect Controler | Υ | Υ | Y | Y | | | | |
| RTC | Υ | Y | Y | Y | Υ | Y | Υ | |
| RTC Tamper | Υ | Υ | Y | Y | Υ | Y | Υ | Υ |
| Auto WakeUp (AWU) | Y | Υ | Y | Y | Υ | Y | Υ | Y |
| LCD | Υ | Υ | Y | Y | Υ | | | |
| USB | Υ | Υ | | | | Y | | |
| USART | Υ | Υ | Y | Y | Υ | (1) | | |
| SPI | Υ | Υ | Y | Y | | | | |
| I2C | Υ | Υ | Y | Y | | (1) | | |
| ADC | Y | Y | | | | | | |

Table 4. Working mode-dependent functionalities (from Run/active down to standby) (continued)

| | | | Low- | Low- | Stop | | Standby | |
|--|----------------------|---------------------------|-----------------|----------------|---|---------------------------------------|--|-----------------------------------|
| lps | Run/Active | Sleep | power Run | power Sleep | | Wakeup capability | | Wakeup capability |
| DAC | Υ | Y | Y | Y | Υ | | | |
| Comparators | Y | Y | Y | Y | Υ | Y | | |
| 16-bit and 32-bit Timers | Y | Y | Y | Υ | | | | |
| IWDG | Y | Y | Y | Y | Υ | Y | Υ | Υ |
| WWDG | Y | Y | Υ | Υ | | | | |
| Systic Timer | Y | Y | Y | Υ | | | | |
| GPIOs | Y | Y | Y | Y | Υ | Y | | 3 Pins |
| Wakeup time to Run mode | 0 µs | 0.36 µs | 3 µs | 32 µs | < 8 µs | | | 50 μs |
| | | | | | 0.65 μA (No RTC) V _{DD} =1.8V | | | A (No RTC) _{DD} =1.8V |
| Consumption | 3.6V 214 μA/MHz 50 μ | Downto | Down to 9 µA | Down to | 1.4 µA (with RTC) V _{DD} =1.8V | | 1 μA (with RTC) V _{DD} =1.8V | |
| V _{DD} =1.8V to 3.6V (Typ) | | 50 μA/MHz (from Flash) | | 4.4 μΑ | 0.65 μA (No RTC) V _{DD} =3.0V | | 0.3 μA (No RTC) V _{DD} =3.0V | |
| | | | | | | β μΑ (with) V _{DD} =3.0V | 1.3 µA (with RTC) V _{DD} =3.0V | |

The startup on communication line wakes the CPU which was made possible by an EXTI, this induces a delay before entering run mode.

3.2 ARM[®] Cortex[™]-M3 core with MPU

The ARM Cortex[™]-M3 processor is the industry leading processor for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM Cortex™-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The memory protection unit (MPU) improves system reliability by defining the memory attributes (such as read/write access permissions) for different memory regions. It provides up to eight different regions and an optional predefined background region.

Owing to its embedded ARM core, the STM32L100xx is compatible with all ARM tools and software.

Nested vectored interrupt controller (NVIC)

The ultralow power STM32L100xx embeds a nested vectored interrupt controller able to handle up to 45 maskable interrupt channels (not including the 16 interrupt lines of Cortex™-M3) and 16 priority levels.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

3.3 Reset and supply management

3.3.1 Power supply schemes

- V_{DD} = 1.8 to 3.6 V: external power supply for I/Os and the internal regulator.
 Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} = 1.8 to 3.6 V: external analog power supplies for ADC, reset blocks, RCs and PLI

 V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS} , respectively.

3.3.2 Power supply supervisor

The device has an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

BOR is activated at power-on and the device operate between 1.8 V and 3.6 V.

After the V_{DD} threshold is reached, the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently: in this case, the V_{DD} min value becomes 1.65 V.

BOR ensures proper operation starting from 1.8 V whatever the power ramp-up phase before it reaches 1.8 V

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the internal reference voltage (V_{REFINT}) in Stop mode. The device remains in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for any external reset circuit.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the V_{PVD} threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when V_{DD}/V_{DDA} drops below the V_{PVD} threshold and/or when V_{DD}/V_{DDA} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

3.3.3 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR) and power down.

- MR is used in Run mode (nominal regulation)
- LPR is used in the Low-power run, Low-power sleep and Stop modes
- Power down is used in Standby mode. The regulator output is high impedance, the kernel circuitry is powered down, inducing zero consumption but the contents of the registers and RAM are lost are lost except for the standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE crystal 32K osc, RCC_CSR).

3.3.4 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from Flash memory
- Boot from System Memory
- Boot from embedded RAM

The boot loader is located in System Memory. It is used to reprogram the Flash memory by using USART1 or USART2. See STM32™ microcontroller system memory boot mode AN2606 for details. The HSI oscillator is to be calibrated to +/-1% before using of the bootloader.

3.4 Clock management

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low power modes and ensures clock robustness. It features:

- Clock prescaler: to get the best tradeoff between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- **Safe clock switching**: clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management**: to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- Master clock source: three different clock sources can be used to drive the master clock:
 - 1-24 MHz high-speed external crystal (HSE), that can supply a PLL
 - 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLL
 - Multispeed internal RC oscillator (MSI), trimmable by software, able to generate 7 frequencies (65.5 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 MHz, 4.2 MHz) with a consumption proportional to speed, down to 750 nA typical. When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a ±0.5% accuracy.
- **Auxiliary clock source**: two ultralow power clock sources that can be used to drive the LCD controller and the real-time clock:
 - 32.768 kHz low-speed external crystal (LSE)
 - 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog.
 The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.
- RTC and LCD clock sources: the LSI, LSE or HSE sources can be chosen to clock the RTC and the LCD, whatever the system clock.
- **USB clock source:** the embedded PLL has a dedicated 48 MHz clock output to supply the USB interface.
- Startup clock: after reset, the microcontroller restarts by default with an internal 2.1 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- Clock security system (CSS): this feature can be enabled by software. If a HSE clock failure occurs, the master clock is automatically switched to HSI and a software interrupt is generated if enabled.
- Clock-out capability (MCO: microcontroller clock output): it outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the AHB and the APB domains is 32 MHz. See *Figure 2* for details on the clock tree.

20/102 DocID024295 Rev 1

MSI RC MSI ADCCLK to ADC Peripheral clock enable 16 MHz HSI RC HSI USBCI K PLLVCO/2 PLLSRC PLLMUL to USB interface SW PLLDIV x3,x4,x6,x8 HSI SYSCLK 32 MHz max x12,x16,x24 /2,/3,/4 OSC_OUT PLLCLK x32,x48 1-24 MHz HSE HSE OSC OSC_IN CSS HCLK to AHB bus, core, memory and DMA 32 MHz max Clock -Enable /8 → to Cortex System timer ▶ FCLK Cortex free running clock AHB APB1 PCLK1 32 MHz max Prescale Prescaler to APB1 /1, 2..512 /1, 2, 4, 8, 16 Peripheral Clock peripherals Enable If (APB1 prescaler =1) x to TIM2,3,4,6 and 7 else x2 Peripheral Clock APB2 32 MHz max PCLK2 Prescaler peripherals to APB2 /1, 2, 4, 8, 16 Peripheral Clock Enable to TIM9, 10, and 11 If (APB2 prescaler =1) x² else x TIMxCLK TIMxC Peripheral Clock Enable Timer 9, 10, 11 ETR OSC32_IN to RTC LSE OSC RTCCLK 32.768 kHz OSC32_OUT to LCD RTCSEL[1:0] to Independent Watchdog (IWDG) LSI RC IWDGCLK Legend: HSE = High-speed external clock signal SYSCLK HSI = High-speed internal clock signalHSI MSI /1,2,4, LSI = Low-speed internal clock signal MCO 8,16 LSE = Low-speed external clock signal PLLCLK LSI LSE MSI = Multispeed internal clock signal MCOSEL

Figure 2. Clock tree

 For the USB function to be available, both HSE and PLL must be enabled, with the CPU running at either 24 MHz or 32 MHz.

3.5 Low power real-time clock and backup registers

The real-time clock (RTC) is an independent BCD timer/counter. Dedicated registers contain the second, minute, hour (12/24 hour), week day, date, month, year, in BCD (binary-coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day of the month are made automatically. The RTC provides a programmable alarm and programmable periodic interrupts with wakeup from Stop and Standby modes.

- The programmable wakeup time ranges from 120 µs to 36 hours
- Stop mode consumption with LSI and Auto-wakeup: 1.2 μA (at 1.8 V) and 1.4 μA (at 3.0 V)
- Stop mode consumption with LSE, calendar and Auto-wakeup: 1.3 μ A (at 1.8V), 1.6 μ A (at 3.0 V)

The RTC can be calibrated with an external 512 Hz output, and a digital compensation circuit helps reduce drift due to crystal deviation.

There are twenty 32-bit backup registers provided to store 20 bytes of user application data. They are cleared in case of tamper detection.

3.6 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated AFIO registers. All GPIOs are high current capable. The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to the AHB with a toggling speed of up to 16 MHz.

External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 23 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 51 GPIOs can be connected to the 16 external interrupt lines. The 7 other lines are connected to RTC, PVD, USB or Comparator events.

22/102 DocID024295 Rev 1

3.7 Memories

The STM32L100xx devices have the following features:

- Up to 10 Kbyte of embedded RAM accessed (read/write) at CPU clock speed with 0
 wait states. With the enhanced bus matrix, operating the RAM does not lead to any
 performance penalty during accesses to the system bus (AHB and APB buses).
- The non-volatile memory is divided into three arrays:
 - 32, 64 or 128 Kbyte of embedded Flash program memory
 - 2 Kbyte of data EEPROM
 - Options bytes

The options bytes are used to write-protect the memory (with 4 KB granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no readout protection
- Level 1: memory readout protection, the Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- Level 2: chip readout protection, debug features (Cortex-M3 JTAG and serial wire) and boot in RAM selection disabled (JTAG fuse)

The whole non-volatile memory embeds the error correction code (ECC) feature.

3.8 DMA (direct memory access)

The flexible 7-channel, general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I^2C , USART, general-purpose timers and ADC.

3.9 LCD (liquid crystal display)

The LCD drives up to 8 common terminals and 32 segment terminals to drive up to 224 pixels.

- Internal step-up converter to guarantee functionality and contrast control irrespective of V_{DD}. This converter can be deactivated, in which case the V_{LCD} pin is used to provide the voltage to the LCD
- Supports static, 1/2, 1/3, 1/4 and 1/8 duty
- Supports static, 1/2, 1/3 and 1/4 bias
- Phase inversion to reduce power consumption and EMI
- Up to 8 pixels can be programmed to blink
- Unneeded segments and common pins can be used as general I/O pins
- LCD RAM can be updated at any time owing to a double-buffer
- The LCD controller can operate in Stop mode

3.10 ADC (analog-to-digital converter)

A 12-bit analog-to-digital converters is embedded into STM32L100xx devices with up to 20 external channels, performing conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start trigger and injection trigger, to allow the application to synchronize A/D conversions and timers. An injection mode allows high priority conversions to be done by interrupting a scan mode which runs in as a background task.

The ADC includes a specific low power mode. The converter is able to operate at maximum speed even if the CPU is operating at a very low frequency and has an auto-shutdown function. The ADC's runtime and analog front-end current consumption are thus minimized whatever the MCU operating mode.

3.10.1 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and Comparators. V_{REFINT} is internally connected to the ADC_IN17 input channel. It enables accurate monitoring of the V_{DD} value. The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

 Calibration value name
 Description
 Memory address

 VREFINT_CAL
 Raw data acquired at temperature of 30 °C
 0x1FF8 0078-0x1FF8 0079

 VDDA= 3 V
 VDDA= 3 V

Table 5. Internal voltage reference measured values

3.11 DAC (digital-to-analog converter)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in non-inverting configuration.

This dual digital Interface supports the following features:

- two DAC converters: one for each output channel
- left or right data alignment in 12-bit mode
- synchronized update capability
- noise-wave generation
- triangular-wave generation
- dual DAC channels' independent or simultaneous conversions
- DMA capability for each channel (including the underrun interrupt)
- external triggers for conversion

Eight DAC trigger inputs are used in the STM32L100xx. The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

3.12 Ultralow power comparators and reference voltage

The STM32L100xx embeds two comparators sharing the same current bias and reference voltage. The reference voltage can be internal or external (coming from an I/O).

- one comparator with fixed threshold
- one comparator with rail-to-rail inputs, fast or slow mode. The threshold can be one of the following:
 - DAC output
 - External I/O
 - Internal reference voltage (V_{REFINT}) or V_{REFINT} submultiple (1/4, 1/2, 3/4)

Both comparators can wake up from Stop mode, and be combined into a window comparator.

The internal reference voltage is available externally via a low power / low current output buffer (driving current capability of 1 µA typical).

3.13 Routing interface

This interface controls the internal routing of I/Os to TIM2, TIM3, TIM4 and to the comparator and reference voltage output.

3.14 Timers and watchdogs

The ultralow power STM32L100xx devices include six general-purpose timers, two basic timers and two watchdog timers.

Table 6 compares the features of the general-purpose and basic timers.

Table 6. Timer feature comparison

| Timer | Counter resolution | Counter type | Prescaler factor | DMA request generation | Capture/compare channels | Complementary outputs |
|------------------------|--------------------|-------------------------|---------------------------------------|------------------------|--------------------------|-----------------------|
| TIM2, TIM3, TIM4 | 16-bit | Up, down, up/down | Any integer between 1 and 65536 | Yes | 4 | No |
| TIM9 | 16-bit | Up | Any integer between 1 and 65536 | No | 2 | No |
| TIM10, TIM11 | 16-bit | Up | Any integer between 1 and 65536 | No | 1 | No |
| TIM6, TIM7 | 16-bit | Up | Any integer between 1 and 65536 | Yes | 0 | No |

3.14.1 General-purpose timers (TIM2, TIM3, TIM4, TIM9, TIM10 and TIM11)

There are six synchronizable general-purpose timers embedded in the STM32L100xx devices (see *Table 6* for differences).

TIM2, TIM3, TIM4

These timers are based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They feature 4 independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 12 input captures/output compares/PWMs on the largest packages.

The TIM2, TIM3, TIM4 general-purpose timers can work together or with the TIM10, TIM11 and TIM9 general-purpose timers via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4 all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

TIM10, TIM11 and TIM9

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM10 and TIM11 feature one independent channel, whereas TIM9 has two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4 full-featured general-purpose timers.

They can also be used as simple time bases and be clocked by the LSE clock source (32.768 kHz) to provide time bases independent from the main CPU clock.

3.14.2 Basic timers (TIM6 and TIM7)

These timers are mainly used for DAC trigger generation. They can also be used as generic 16-bit time bases.

3.14.3 SysTick timer

This timer is dedicated to the OS, but could also be used as a standard downcounter. It is based on a 24-bit downcounter with autoreload capability and a programmable clock source. It features a maskable system interrupt generation when the counter reaches 0.

3.14.4 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 37 kHz internal RC and, as it operates independently of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.

3.14.5 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.15 Communication interfaces

3.15.1 I2C bus

Up to two I²C bus interfaces can operate in multimaster and slave modes. They can support standard and fast modes.

They support dual slave addressing (7-bit only) and both 7- and 10-bit addressing in master mode. A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SM Bus 2.0/PM Bus.

3.15.2 Universal synchronous/asynchronous receiver transmitter (USART)

All USART interfaces are able to communicate at speeds of up to 4 Mbit/s. They provide hardware management of the CTS and RTS signals. They support IrDA SIR ENDEC, are ISO 7816 compliant and have LIN Master/Slave capability.

All USART interfaces can be served by the DMA controller.

3.15.3 Serial peripheral interface (SPI)

Up to two SPIs are able to communicate at up to 16 Mbits/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

Both SPIs can be served by the DMA controller.

3.15.4 Universal serial bus (USB)

The STM32L100xx embeds a USB device peripheral compatible with the USB full speed 12 Mbit/s. The USB interface implements a full speed (12 Mbit/s) function interface. It has software-configurable endpoint setting and supports suspend/resume. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSE crystal oscillator).

3.16 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

3.17 Development support

Serial wire JTAG debug port (SWJ-DP)


The ARM SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG JTMS and JTCK pins are shared with SWDAT and SWCLK, respectively, and a specific sequence on the JTMS pin is used to switch between JTAG-DP and SW-DP.

The JTAG port can be permanently disabled with a JTAG fuse.

28/102 DocID024295 Rev 1

Pin descriptions 4

Figure 3. STM32L100xx LQFP64 pinout



1. This figure shows the package top view.




Figure 4. STM32L100xx UFQFPN48 pinout

1. This figure shows the package top view.

Table 7. STM32L100xx pin definitions

| Pi | ins | | | | | Tooxx pin definitions | | | | | | | |
|--------|----------|----------------------------------|----------------|--------------------------|--|---|--|--|--|--|--|--|--|
| LQFP64 | UFQFPN48 | Pin name | ₍₁₎ | I/O Level ⁽²⁾ | Main function ⁽³⁾ (after reset) | Alternate functions | | | | | | | |
| 1 | 1 | V _{LCD} | S | | V_{LCD} | | | | | | | | |
| 2 | 2 | PC13-WKUP2 | I/O | FT | PC13 | RTC_TAMP1/RTC_TS/RTC_OUT/WKUP2 | | | | | | | |
| 3 | 3 | PC14- OSC32_IN ⁽⁴⁾ | I/O | | PC14 | OSC32_IN | | | | | | | |
| 4 | 4 | PC15- OSC32_OUT (5) | I/O | | PC15 | OSC32_OUT | | | | | | | |
| 5 | 5 | PH0-OSC_IN ⁽⁵⁾ | I | | PH0 | OSC_IN | | | | | | | |
| 6 | 6 | PH1-OSC_OUT | 0 | | PH1 | OSC_OUT | | | | | | | |
| 7 | 7 | NRST | I/O | | NRST | | | | | | | | |
| 8 | - | PC0 | I/O | FT | PC0 | ADC_IN10/LCD_SEG18/COMP1_INP | | | | | | | |
| 9 | - | PC1 | I/O | FT | PC1 | ADC_IN11/LCD_SEG19/COMP1_INP | | | | | | | |
| 10 | - | PC2 | I/O | FT | PC2 | ADC_IN12/LCD_SEG20/COMP1_INP | | | | | | | |
| 11 | - | PC3 | I/O | | PC3 | ADC_IN13/LCD_SEG21/COMP1_INP | | | | | | | |
| 12 | 8 | V_{SSA} | S | | V_{SSA} | | | | | | | | |
| 13 | 9 | V_{DDA} | S | | V_{DDA} | | | | | | | | |
| 14 | 10 | PA0-WKUP1 | I/O | FT | PA0 | WKUP1/USART2_CTS/ADC_IN0/TIM2_CH1_ETR/ COMP1_INP | | | | | | | |
| 15 | 11 | PA1 | I/O | FT | PA1 | USART2_RTS/ADC_IN1/TIM2_CH2/LCD_SEG0/ COMP1_INP | | | | | | | |
| 16 | 12 | PA2 | I/O | FT | PA2 | USART2_TX/ADC_IN2/TIM2_CH3/TIM9_CH1/ LCD_SEG1/COMP1_INP | | | | | | | |
| 17 | 13 | PA3 | I/O | | PA3 | USART2_RX/ADC_IN3/TIM2_CH4/TIM9_CH2/ LCD_SEG2/COMP1_INP | | | | | | | |
| 18 | - | V _{SS_4} | S | | V _{SS_4} | | | | | | | | |
| 19 | - | V _{DD_4} | S | | V _{DD_4} | | | | | | | | |
| 20 | 14 | PA4 | I/O | | PA4 | SPI1_NSS/USART2_CK/ ADC_IN4/DAC_OUT1/COMP1_INP | | | | | | | |
| 21 | 15 | PA5 | I/O | | PA5 | SPI1_SCK/ADC_IN5/ DAC_OUT2/TIM2_CH1_ETR/COMP1_INP | | | | | | | |
| 22 | 16 | PA6 | I/O | FT | PA6 | SPI1_MISO/ADC_IN6/TIM3_CH1/TIM1_BKIN/ LCD_SEG3/TIM10_CH1/COMP1_INP | | | | | | | |

Table 7. STM32L100xx pin definitions (continued)

| Pi | ins | | | | | i i |
|--------|----------|---|-----|-------------------------|---------------------|--|
| LQFP64 | UFQFPN48 | Pin name Lype (1) Main function (3) (after reset) | | function ⁽³⁾ | Alternate functions | |
| 23 | 17 | PA7 | I/O | FT | PA7 | SPI1_MOSI/ADC_IN7/TIM3_CH2/TIM1_CH1N/ LCD_SEG4/TIM11_CH1/COMP1_INP |
| 24 | - | PC4 | I/O | FT | PC4 | ADC_IN14/LCD_SEG22/COMP1_INP |
| 25 | - | PC5 | I/O | FT | PC5 | ADC_IN15/LCD_SEG23/COMP1_INP |
| 26 | 18 | PB0 | I/O | | PB0 | ADC_IN8/TIM3_CH3/LCD_SEG5/ COMP1_INP/VREF_OUT |
| 27 | 19 | PB1 | I/O | FT | PB1 | ADC_IN9/TIM3_CH4/LCD_SEG6/ COMP1_INP/VREF_OUT |
| 28 | 20 | PB2 | I/O | FT | PB2/BOOT1 | |
| 29 | 21 | PB10 | I/O | FT | PB10 | I2C2_SCL/USART3_TX/TIM2_CH3/LCD_SEG10 |
| 30 | 22 | PB11 | I/O | FT | PB11 | I2C2_SDA/USART3_RX/TIM2_CH4/LCD_SEG11 |
| 31 | 23 | V _{SS_1} | S | | V _{SS_1} | |
| 32 | 24 | V_{DD_1} | S | | V_{DD_1} | |
| 33 | 25 | PB12 | I/O | FT | PB12 | SPI2_NSS/I2C2_SMBA/USART3_CK/LCD_SEG12/ ADC_IN18/COMP1_INP/TIM10_CH1 |
| 34 | 26 | PB13 | I/O | FT | PB13 | SPI2_SCK/USART3_CTS/LCD_SEG13/ADC_IN19/ COMP1_INP/TIM9_CH1 |
| 35 | 27 | PB14 | I/O | FT | PB14 | SPI2_MISO/USART3_RTS/LCD_SEG14/ADC_IN20/ COMP1_INP/TIM9_CH2 |
| 36 | 28 | PB15 | I/O | FT | PB15 | SPI2_MOSI/TIM1_CH3N/LCD_SEG15/ADC_IN21/ COMP1_INP/TIM11_CH1/RTC_REFIN |
| 37 | - | PC6 | I/O | FT | PC6 | TIM3_CH1/LCD_SEG24 |
| 38 | - | PC7 | I/O | FT | PC7 | TIM3_CH2/LCD_SEG25 |
| 39 | - | PC8 | I/O | FT | PC8 | TIM3_CH3/LCD_SEG26 |
| 40 | - | PC9 | I/O | FT | PC9 | TIM3_CH4/LCD_SEG27 |
| 41 | 29 | PA8 | I/O | FT | PA8 | USART1_CK/MCO/LCD_COM0 |
| 42 | 30 | PA9 | I/O | FT | PA9 | USART1_TX/LCD_COM1 |
| 43 | 31 | PA10 | I/O | FT | PA10 | USART1_RX/LCD_COM2 |
| 44 | 32 | PA11 | I/O | FT | PA11 | USART1_CTS/USB_DM/SPI1_MISO |
| 45 | 33 | PA12 | I/O | FT | PA12 | USART1_RTS/USB_DP/SPI1_MOSI |

Table 7. STM32L100xx pin definitions (continued)

| Pi | ins | | | pin definitions (continued) | | | | | | | | |
|--------|----------|-------------------|---------------------|-----------------------------|--|---|--|--|--|--|--|--|
| LQFP64 | UFQFPN48 | Pin name | Type ⁽¹⁾ | I/O Level ⁽²⁾ | Main function ⁽³⁾ (after reset) | Alternate functions | | | | | | |
| 46 | 34 | PA13 | I/O | FT | JTMS/ SWDAT | | | | | | | |
| 47 | 35 | V_{SS_2} | S | | V_{SS_2} | | | | | | | |
| 48 | 36 | V_{DD_2} | S | | V_{DD_2} | | | | | | | |
| 49 | 37 | PA14 | I/O | FT | JTCK /SWCLK | | | | | | | |
| 50 | 38 | PA15 | I/O | FT | JTDI | TIM2_CH1_ETR/PA15/SPI1_NSS/LCD_SEG17 | | | | | | |
| 51 | - | PC10 | I/O | FT | PC10 | USART3_TX/LCD_SEG28/LCD_SEG40/ LCD_COM4 | | | | | | |
| 52 | 1 | PC11 | I/O | FT | PC11 | USART3_RX/LCD_SEG29/LCD_SEG41/ LCD_COM5 | | | | | | |
| 53 | - | PC12 | I/O | FT | PC12 | USART3_CK/LCD_SEG30/LCD_SEG42/ LCD_COM6 | | | | | | |
| 54 | - | PD2 | I/O | FT | PD2 | TIM3_ETR/LCD_SEG43/LCD_COM7 | | | | | | |
| 55 | 39 | PB3 | I/O | FT | JTDO | TIM2_CH2/PB3/SPI1_SCK/COMP2_INM/ LCD_SEG7 | | | | | | |
| 56 | 40 | PB4 | I/O | FT | NJTRST | TIM3_CH1/PB4/ SPI1_MISO/COMP2_INP/LCD_SEG8 | | | | | | |
| 57 | 41 | PB5 | I/O | FT | PB5 | I2C1_SMBA/TIM3_CH2/SPI1_MOSI/COMP2_INP/ LCD_SEG9 | | | | | | |
| 58 | 42 | PB6 | I/O | FT | PB6 | I2C1_SCL/TIM4_CH1/USART1_TX | | | | | | |
| 59 | 43 | PB7 | I/O | FT | PB7 | I2C1_SDA/TIM4_CH2/ USART1_RX/PVD_IN | | | | | | |
| 60 | 44 | воото | I | | воото | | | | | | | |
| 61 | 45 | PB8 | I/O | FT | PB8 | TIM4_CH3/I2C1_SCL/LCD_SEG16/TIM10_CH1 | | | | | | |
| 62 | 46 | PB9 | I/O | FT | PB9 | TIM4_CH4/I2C1_SDA/LCD_COM3/TIM11_CH1 | | | | | | |
| 63 | 47 | V _{SS_3} | S | | V _{SS_3} | | | | | | | |
| 64 | 48 | V_{DD_3} | S | | V_{DD_3} | | | | | | | |

^{1.} I = input, O = output, S = supply.

^{2.} FT = 5 V tolerant.

Function availability depends on the chosen device. For devices having reduced peripheral counts, it is always the lower number of peripheral that is included. For example, if a device has only one SPI and two USARTs, they will be called SPI1 and USART1 & USART2, respectively. Refer to *Table 1 on page 10*.

- 4. The PC14 and PC15 I/Os are only configured as OSC32_IN/OSC32_OUT when the LSE oscillator is on (by setting the LSEON bit in the RCC_CSR register). The LSE oscillator pins OSC32_IN/OSC32_OUT can be used as general-purpose PC14/PC15 I/Os, respectively, when the LSE oscillator is off (after reset, the LSE oscillator is off). The LSE has priority over the GPIO function. For more details, refer to Using the OSC32_IN/OSC32_OUT pins as GPIO PC14/PC15 port pins section in the STM32Lxx reference manual (RM0038).
- The PH0 and PH1 I/Os are only configured as OSC_IN/OSC_OUT when the HSE oscillator is on (by setting the HSEON bit in the RCC_CR register). The HSE oscillator pins OSC_IN/OSC_OUT can be used as general-purpose PH0/PH1 I/Os, respectively, when the HSE oscillator is off (after reset, the HSE oscillator is off). The HSE has priority over the GPIO function.

34/102 DocID024295 Rev 1

| | | | | | Table | e 8. Alter | nate fu | ınction i | nput/o | utput | | | | | | |
|--------------|------------|------------------|----------|------------|--------|------------|-----------|----------------|----------|-------|--------|--------|--------|--------|----------|----------|
| | | | | | | Digi | tal alter | nate fun | ction nu | ımber | | | | | | |
| Port name | AFIO0 | AFIO1 | AFIO2 | AFIO3 | AFIO4 | AFIO5 | AFOI6 | AFIO7 | AFIO8 | AFIO9 | AFIO10 | AFIO11 | AFIO12 | AFIO13 | AFIO14 | AFIO15 |
| | | J | ı | l | | • | Alte | rnate fur | nction | l | ı | J | l | | I. | |
| | SYSTEM | TIM2 | TIM3/4 | TIM9/10/11 | I2C1/2 | SPI1/2 | N/A | USART 1/2/3 | N/A | N/A | USB | LCD | N/A | N/A | RI | SYSTEM |
| воото | воото | | | | | | | | | | | | | | | |
| NRST | NRST | | | | | | | | | | | | | | | |
| PA0-WKUP1 | WKUP1 | TIM2_CH1_ ETR | | | | | | USART2_ CTS | | | | | | | TIMx_IC1 | EVENTOUT |
| PA1 | | TIM2_CH2 | | | | | | USART2_ RTS | | | | [SEG0] | | | TIMx_IC2 | EVENTOUT |
| PA2 | | TIM2_CH3 | | TIM9_CH1 | | | | USART2_ TX | | | | [SEG1] | | | TIMx_IC3 | EVENTOUT |
| PA3 | | TIM2_CH4 | | TIM9_CH2 | | | | USART2_ RX | | | | [SEG2] | | | TIMx_IC4 | EVENTOUT |
| PA4 | | | | | | SPI1_NSS | | USART2_ CK | | | | | | | TIMx_IC1 | EVENTOUT |
| PA5 | | TIM2_CH1_ ETR | | | | SPI1_SCK | | | | | | | | | TIMx_IC2 | EVENTOUT |
| PA6 | | | TIM3_CH1 | TIM10_CH1 | | SPI1_MISO | | | | | | [SEG3] | | | TIMx_IC3 | EVENTOUT |
| PA7 | | | TIM3_CH2 | TIM11_CH1 | | SPI1_MOSI | | | | | | [SEG4] | | | TIMx_IC4 | EVENTOUT |
| PA8 | мсо | | | | | | | USART1_ CK | | | | [COM0] | | | TIMx_IC1 | EVENTOUT |
| PA9 | | | | | | | | USART1_ TX | | | | [COM1] | | | TIMx_IC2 | EVENTOUT |
| PA10 | | | | | | | | USART1_ RX | | | | [COM2] | | | TIMx_IC3 | EVENTOUT |
| PA11 | | | | | | SPI1_MISO | | USART1_ CTS | | | DM | | | | TIMx_IC4 | EVENTOUT |
| PA12 | | | | | | SPI1_MOSI | | USART1_ RTS | | | DP | | | | TIMx_IC1 | EVENTOUT |
| PA13 | JTMS-SWDAT | | | | | | | | | | | | | | TIMx_IC2 | EVENTOUT |
| PA14 | JTCK-SWCLK | | | | | | | | | | | | | | TIMx_IC3 | EVENTOUT |





Table 8. Alternate function input/output (continued)

| | | | | | | Digi | | nate fund | - | • | , | | | | | |
|------|-----------|--------------------|----------|------------|---------------|-----------|-------|----------------|-------|-------|--------|--------|--------|--------|----------|----------|
| Port | AFIO0 | AFIO1 | AFIO2 | AFIO3 | AFIO4 | AFIO5 | AFOI6 | AFIO7 | AFIO8 | AFIO9 | AFIO10 | AFIO11 | AFIO12 | AFIO13 | AFIO14 | AFIO15 |
| name | | Alternate function | | | | | | | | | | | | | | |
| | SYSTEM | TIM2 | TIM3/4 | TIM9/10/11 | I2C1/2 | SPI1/2 | N/A | USART 1/2/3 | N/A | N/A | USB | LCD | N/A | N/A | RI | SYSTEM |
| PA15 | JTDI | TIM2_CH1_ ETR | | | | SPI1_NSS | | | | | | SEG17 | | | TIMx_IC4 | EVENTOUT |
| PB0 | | | TIM3_CH3 | | | | | | | | | [SEG5] | | | | EVENTOUT |
| PB1 | | | TIM3_CH4 | | | | | | | | | [SEG6] | | | | EVENTOUT |
| PB2 | BOOT1 | | | | | | | | | | | | | | | EVENTOUT |
| PB3 | JTDO | TIM2_CH2 | | | | SPI1_SCK | | | | | | [SEG7] | | | | EVENTOUT |
| PB4 | JTRST | | TIM3_CH1 | | | SPI1_MISO | | | | | | [SEG8] | | | | EVENTOUT |
| PB5 | | | TIM3_CH2 | | I2C1_ SMBA | SPI1_MOSI | | | | | | [SEG9] | | | | EVENTOUT |
| PB6 | | | TIM4_CH1 | | I2C1_SCL | | | USART1_ TX | | | | | | | | EVENTOUT |
| PB7 | | | TIM4_CH2 | | I2C1_SDA | | | USART1_ RX | | | | | | | | EVENTOUT |
| PB8 | | | TIM4_CH3 | TIM10_CH1* | I2C1_SCL | | | | | | | SEG16 | | | | EVENTOUT |
| PB9 | | | TIM4_CH4 | TIM11_CH1* | I2C1_SDA | | | | | | | [COM3] | | | | EVENTOUT |
| PB10 | | TIM2_CH3 | | | I2C2_SCL | | | USART3_ TX | | | | SEG10 | | | | EVENTOUT |
| PB11 | | TIM2_CH4 | | | I2C2_SDA | | | USART3_ RX | | | | SEG11 | | | | EVENTOUT |
| PB12 | | | | TIM10_CH1 | I2C2_ SMBA | SPI2_NSS | | USART3_ CK | | | | SEG12 | | | | EVENTOUT |
| PB13 | | | | TIM9_CH1 | | SPI2_SCK | | USART3_ CTS | | | | SEG13 | | | | EVENTOUT |
| PB14 | | | | TIM9_CH2 | | SPI2_MISO | | USART3_ RTS | | | | SEG14 | | | | EVENTOUT |
| PB15 | RTC_REFIN | | | TIM11_CH1 | | SPI2_MOSI | | | | | | SEG15 | | | | EVENTOUT |
| PC0 | | | | | | | | | | | | SEG18 | | | TIMx_IC1 | EVENTOUT |
| PC1 | | | | | | | | | | | | SEG19 | | | TIMx_IC2 | EVENTOUT |

Pin descriptions

Table 8. Alternate function input/output (continued)

| | | | | | | Digi | ital alter | nate fun | ction nu | ımber | <u> </u> | | | | | |
|--------------------|--|-------|----------|------------|--------|--------|------------|----------------|----------|-------|----------|----------------------------|--------|--------|----------|----------|
| Port | AFIO0 | AFIO1 | AFIO2 | AFIO3 | AFIO4 | AFIO5 | AFOI6 | AFIO7 | AFIO8 | AFIO9 | AFIO10 | AFIO11 | AFIO12 | AFIO13 | AFIO14 | AFIO15 |
| name | | | | | | l . | Alte | rnate fur | ction | | | | | l . | | |
| | SYSTEM | TIM2 | TIM3/4 | TIM9/10/11 | I2C1/2 | SPI1/2 | N/A | USART 1/2/3 | N/A | N/A | USB | LCD | N/A | N/A | RI | SYSTEM |
| PC2 | | | | | | | | | | | | SEG20 | | | TIMx_IC3 | EVENTOUT |
| PC3 | | | | | | | | | | | | SEG21 | | | TIMx_IC4 | EVENTOUT |
| PC4 | | | | | | | | | | | | SEG22 | | | TIMx_IC1 | EVENTOUT |
| PC5 | | | | | | | | | | | | SEG23 | | | TIMx_IC2 | EVENTOUT |
| PC6 | | | TIM3_CH1 | | | | | | | | | SEG24 | | | TIMx_IC3 | EVENTOUT |
| PC7 | | | TIM3_CH2 | | | | | | | | | SEG25 | | | TIMx_IC4 | EVENTOUT |
| PC8 | | | TIM3_CH3 | | | | | | | | | SEG26 | | | TIMx_IC1 | EVENTOUT |
| PC9 | | | TIM3_CH4 | | | | | | | | | SEG27 | | | TIMx_IC2 | EVENTOUT |
| PC10 | | | | | | | | USART3_ TX | | | | COM4 / SEG28 / SEG40 | | | TIMx_IC3 | EVENTOUT |
| PC11 | | | | | | | | USART3_ RX | | | | COM5 / SEG29 / SEG41 | | | TIMx_IC4 | EVENTOUT |
| PC12 | | | | | | | | USART3_ CK | | | | COM6 / SEG30 / SEG42 | | | TIMx_IC1 | EVENTOUT |
| PC13- WKUP2 | RTC_TAMP1/ RTC_TS/ RTC_OUT/ WKUP2 | | | | | | | | | | | | | | TIMx_IC2 | EVENTOUT |
| PC14- OSC32_IN | OSC32_IN | | | | | | | | | | | | | | TIMx_IC3 | EVENTOUT |
| PC15- OSC32_OUT | OSC32_OUT | | | | | | | | | | | | | | TIMx_IC4 | EVENTOUT |
| PD2 | | | TIM3_ETR | | | | | | | | | COM7 / SEG31 / SEG43 | | | TIMx_IC3 | EVENTOUT |



Table 8. Alternate function input/output (continued)


| | | | | | | Digi | tal alter | nate fund | ction nu | ımber | | | | | | |
|-----------------|---------|-------|--------|------------|--------|--------|-----------|----------------|----------|-------|--------|--------|--------|--------|--------|--------|
| Port | AFIO0 | AFIO1 | AFIO2 | AFIO3 | AFIO4 | AFIO5 | AFOI6 | AFIO7 | AFIO8 | AFIO9 | AFIO10 | AFIO11 | AFIO12 | AFIO13 | AFIO14 | AFIO15 |
| name | | • | | | | | Alte | rnate fun | ction | | | | | | | |
| | SYSTEM | TIM2 | TIM3/4 | TIM9/10/11 | I2C1/2 | SPI1/2 | N/A | USART 1/2/3 | N/A | N/A | USB | LCD | N/A | N/A | RI | SYSTEM |
| PH0-OSC_IN | OSC_IN | | | | | | | | | | | | | | | |
| PH1- OSC_OUT | OSC_OUT | | | | | | | | | | | | | | | |



5 Memory mapping

The memory map is shown in the following figure.

40/102



DocID024295 Rev 1

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = 3.6 V (for the 1.8 V \leq V_{DD} \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$).

6.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 6.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 7*.

Figure 6. Pin loading conditions

Figure 7. Pin input voltage

STM32Lxx pin

VIN

ai17852

Power supply scheme 6.1.6

Standby-power circuitry (OSC32K,RTC, Wake-up logic RTC backup registers) Ю GP I/Os Logic Kernel logic (CPU, Digital V_{DD} & Memories) V_{DD1/2/.../N} Regulator N x 100 nF + 1 x 4.7 μF VSS1/2/.../N V_{DD} V_{DDA} Analog: 10 nF ADC RCs, PLL + 1 µF VSSA MS18291V3

Figure 8. Power supply scheme

6.1.7 **Current consumption measurement**

Figure 9. Current consumption measurement scheme I_{DD} ai14126b

6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 9: Voltage characteristics*, *Table 10: Current characteristics*, and *Table 11: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

| | rabio or voltago oriar a otori | | | |
|-----------------------------------|---|----------------------|----------------------|------|
| Symbol | Ratings | Min | Max | Unit |
| V_{DD} – V_{SS} | External main supply voltage (including V _{DDA} and V _{DD}) ⁽¹⁾ | -0.3 | 4.0 | |
| V _{IN} ⁽²⁾ | Input voltage on five-volt tolerant pin | V _{SS} -0.3 | V _{DD} +4.0 | \ \ |
| VIN. | Input voltage on any other pin | V _{SS} -0.3 | 4.0 | |
| ∆V _{DDx} | Variations between different V _{DD} power pins | | 50 | mV |
| V _{SSX} -V _{SS} | Variations between all different ground pins | | 50 |] "" |
| V _{ESD(HBM)} | Electrostatic discharge voltage (human body model) | see Section 6 | 3.3.10 | |

Table 9. Voltage characteristics

^{2.} V_{IN} maximum must always be respected. Refer to *Table 10* for maximum allowed injected current values.

| Symbol | Ratings | Max. | Unit |
|---------------------------|--|--------|------|
| I_{VDD} | Total current into V _{DD} /V _{DDA} power lines (source) ⁽¹⁾ | 80 | |
| I _{VSS} | Total current out of V _{SS} ground lines (sink) ⁽¹⁾ | 80 | |
| 1 | Output current sunk by any I/O and control pin | 25 | |
| I _{IO} | Output current sourced by any I/O and control pin | - 25 | mA |
| (2) | Injected current on five-volt tolerant I/O(3) | +0 /-5 | |
| I _{INJ(PIN)} (2) | Injected current on any other pin (4) | ± 5 | |
| $\Sigma I_{INJ(PIN)}$ | Total injected current (sum of all I/O and control pins) ⁽⁵⁾ | ± 25 | |

Table 10. Current characteristics

- All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
- 2. Negative injection disturbs the analog performance of the device. See note in Section 6.3.16.
- Positive current injection is not possible on these I/Os. A negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 9* for maximum allowed input voltage values.
- A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 9: Voltage characteristics* for the maximum allowed input voltage values.
- 5. When several inputs are submitted to a current injection, the maximum ΣI_{INJ(PIN)} is the absolute sum of the positive and negative injected currents (instantaneous values).

All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

Table 11. Thermal characteristics

| Symbol | Ratings | Value | Unit |
|------------------|------------------------------|-------------|------|
| T _{STG} | Storage temperature range | -65 to +150 | °C |
| T _J | Maximum junction temperature | 105 | °C |

6.3 Operating conditions

6.3.1 General operating conditions

Table 12. General operating conditions

| Symbol | Parameter | Conditions | Min | Max | Unit |
|---------------------------------|--|--|------|-----|----------|
| f _{HCLK} | Internal AHB clock frequency | | 0 | 32 | |
| f _{PCLK1} | Internal APB1 clock frequency | | 0 | 32 | MHz |
| f _{PCLK2} | Internal APB2 clock frequency | | 0 | 32 | |
| V _{DD} | Standard operating voltage | BOR detector enabled, (at power-on) | 1.8 | 3.6 | V |
| ▼ DD | Standard operating voltage | BOR detector disabled, after power on | 1.65 | 3.6 | V |
| V _{DDA} ⁽¹⁾ | Analog operating voltage | Must be the same voltage as $V_{DD}^{(2)}$ | 1.8 | 3.6 | V |
| P _D | Power dissipation at T _A = 85 °C ⁽³⁾ | LQFP64 package | | 444 | mW |
| TA | Temperature range | Maximum power dissipation | -40 | 85 | °C |
| TJ | Junction temperature range | -40 °C ≤T _A ≤85°C | -40 | 105 | °C |

^{1.} When the ADC is used, refer to Table 52: ADC characteristics.

^{2.} It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and operation.

^{3.} If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_J max (see *Table 61: Thermal characteristics on page 98*).

6.3.2 Embedded reset and power control block characteristics

The parameters given in the following table are derived from the tests performed under the ambient temperature condition summarized in the following table.

Table 13. Embedded reset and power control block characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------------------------------------|--------------------------------|-------------------------------------|------|------|------|------|
| | V _{DD} rise time rate | BOR detector enabled | 0 | | ∞ | |
| $t_{VDD}^{(1)}$ | V fall time rate | BOR detector enabled | 20 | | ∞ | μs/V |
| | V _{DD} fall time rate | BOR detector disabled | 0 | | 1000 | |
| T _{RSTTEMPO} ⁽¹⁾ | Reset temporization | V _{DD} rising, BOR enabled | | 2 | 3.3 | ms |
| V | Power on/power down reset | Falling edge | 1 | 1.5 | 1.65 | V |
| V _{POR/PDR} | threshold | Rising edge | 1.3 | 1.5 | 1.65 | v |
| V | Prown out road throshold 0 | Falling edge | 1.67 | 1.7 | 1.74 | |
| V _{BOR0} | Brown-out reset threshold 0 | Rising edge | 1.69 | 1.76 | 1.8 | |
| V | Brown-out reset threshold 1 | Falling edge | 1.87 | 1.93 | 1.97 | |
| V _{BOR1} | Brown-out reset threshold i | Rising edge | 1.96 | 2.03 | 2.07 | |
| V | Drown out roast throshold 2 | Falling edge | 2.22 | 2.30 | 2.35 | V |
| V _{BOR2} | Brown-out reset threshold 2 | Rising edge | 2.31 | 2.41 | 2.44 | V |
| V | Drown out rooot throshold 2 | Falling edge | 2.45 | 2.55 | 2.60 | |
| V _{BOR3} | Brown-out reset threshold 3 | Rising edge | 2.54 | 2.66 | 2.7 | |
| V | Brown-out reset threshold 4 | Falling edge | 2.68 | 2.8 | 2.85 | |
| V _{BOR4} | Brown-out reset threshold 4 | Rising edge | 2.78 | 2.9 | 2.95 | |
| V | Programmable voltage detector | Falling edge | 1.8 | 1.85 | 1.88 | |
| V _{PVD0} | threshold 0 | Rising edge | 1.88 | 1.94 | 1.99 | |
| V | PVD threshold 1 | Falling edge | 1.98 | 2.04 | 2.09 | |
| V _{PVD1} | PVD tillesiloid i | Rising edge | 2.08 | 2.14 | 2.18 | |
| V | PVD threshold 2 | Falling edge | 2.20 | 2.24 | 2.28 | |
| V _{PVD2} | PVD tillesiloid 2 | Rising edge | 2.28 | 2.34 | 2.38 | |
| V | PVD threshold 3 | Falling edge | 2.39 | 2.44 | 2.48 | V |
| V _{PVD3} | PVD tillesiloid 3 | Rising edge | 2.47 | 2.54 | 2.58 | \ \ |
| V | DVD throubold 4 | Falling edge | 2.57 | 2.64 | 2.69 | |
| V_{PVD4} | PVD threshold 4 | Rising edge | 2.68 | 2.74 | 2.79 | |
| V | PVD threshold 5 | Falling edge | 2.77 | 2.83 | 2.88 | |
| V _{PVD5} | FVD tillestion 5 | Rising edge | 2.87 | 2.94 | 2.99 | |
| V | DVD throubold 6 | Falling edge | 2.97 | 3.05 | 3.09 | |
| V _{PVD6} | PVD threshold 6 | Rising edge | 3.08 | 3.15 | 3.20 | |

Table 13. Embedded reset and power control block characteristics (continued)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-------------------|--------------------|---|-----|-----|-----|------|
| | | BOR0 threshold | | 40 | | |
| V _{hyst} | Hysteresis voltage | All BOR and PVD thresholds excepting BOR0 | | 100 | | mV |

^{1.} Guaranteed by characterization, not tested in production.

6.3.3 Embedded internal reference voltage

The parameters given in the following table are based on characterization results, unless otherwise specified.

Table 14. Embedded internal reference voltage

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---|---|--|-------|-------|-------|--------------------------|
| V _{REFINT out} ⁽¹⁾ | Internal reference voltage | – 40 °C < T _J < +105 °C | 1.202 | 1.224 | 1.242 | V |
| I _{REFINT} | Internal reference current consumption | | | 1.4 | 2.3 | μA |
| T _{VREFINT} | Internal reference startup time | | | 2 | 3 | ms |
| V _{VREF_MEAS} | V _{DDA} voltage during V _{REFINT} factory measure | | 2.99 | 3 | 3.01 | V |
| A _{VREF_MEAS} | Accuracy of factory-measured V _{REF} value ⁽²⁾ | Including uncertainties due to ADC and V _{DDA} values | | | ±5 | mV |
| т (3) | Tomporature coefficient | -40 °C < T _J < +105 °C | | 20 | 50 | nnm/°C |
| T _{Coeff} ⁽³⁾ | Temperature coefficient | 0 °C < T _J < +50 °C | | | 20 | ppm/°C |
| A _{Coeff} ⁽³⁾ | Long-term stability | 1000 hours, T= 25 °C | | | 1000 | ppm |
| VDDCoeff ⁽³⁾ | Voltage coefficient | 3.0 V < V _{DDA} < 3.6 V | | | 2000 | ppm/V |
| T _{S_vrefint} (3)(4) | ADC sampling time when reading the internal reference voltage | | | 5 | 10 | μs |
| T _{ADC_BUF} ⁽³⁾ | Startup time of reference voltage buffer for ADC | | | | 10 | μs |
| I _{BUF_ADC} (3) | Consumption of reference voltage buffer for ADC | | | 13.5 | 25 | μΑ |
| I _{VREF_OUT} (3) | VREF_OUT output current ⁽⁵⁾ | | | | 1 | μA |
| C _{VREF_OUT} ⁽³⁾ | VREF_OUT output load | | | | 50 | pF |
| I _{LPBUF} ⁽³⁾ | Consumption of reference voltage buffer for VREF_OUT and COMP | | | 730 | 1200 | nA |
| V _{REFINT_DIV1} ⁽³⁾ | 1/4 reference voltage | | 24 | 25 | 26 | |
| V _{REFINT_DIV2} ⁽³⁾ | 1/2 reference voltage | | 49 | 50 | 51 | % V _{REFINT} |
| V _{REFINT_DIV3} ⁽³⁾ | 3/4 reference voltage | | 74 | 75 | 76 | INLFIINI |

- 1. Tested in production.
- $2. \quad \text{The internal V_{REF} value is individually measured in production and stored in dedicated EEPROM bytes.}\\$
- 3. Guaranteed by design, not tested in production.
- 4. Shortest sampling time can be determined in the application by multiple iterations.
- 5. To guarantee less than 1% VREF_OUT deviation.

6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in *Figure 9: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code.

Maximum current consumption

The MCU is placed under the following conditions:

- V_{DD} = 3.6 V
- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted depending on f_{HCLK} frequency and voltage range
- Prefetch and 64-bit access are enabled in configurations with 1 wait state

The parameters given in *Table 15*, *Table 12* and *Table 13* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 12*.

Table 15. Current consumption in Run mode, code with data processing running from Flash

| Symbol | Parameter | Cons | litions | | Tvn | Ma | x ⁽¹⁾ | Unit |
|----------------------|----------------------------------|---|--|-------------------|-------|-------|------------------|------|
| Symbol | Parameter | Conc | illions | f _{HCLK} | Тур | 55 °C | 85 °C | Onit |
| | | | D 0.1/ 1.0 | 1 MHz | 270 | 400 | 400 | |
| | | | Range 3, V _{CORE} =1.2 V VOS[1:0] = 11 | 2 MHz | 470 | 600 | 600 | μΑ |
| | | | | 4 MHz | 890 | 1025 | 1025 | |
| | | f _{HSE} = f _{HCLK} up to 8 MHz, included | D 0 . V 4.5 | 4 MHz | 1 | 1.3 | 1.3 | |
| Supply | $f_{HSE} = f_{HCLK}/2$ above | Range 2, V _{CORE} =1.5 V VOS[1:0] = 10 | 8 MHz | 2 | 2.5 | 2.5 | | |
| | 8 MHz (PLL ON) ⁽²⁾ | | 16 MHz | 3.9 | 5 | 5 | | |
| | current in | (== 51.7) | Range 1, V _{CORE} =1.8 V VOS[1:0] = 01 | 8 MHz | 2.16 | 3 | 3 | |
| I _{DD (Run} | Run mode, code | | | 16 MHz | 4.8 | 5.5 | 5.5 | |
| from Flash) | executed | | | 32 MHz | 9.6 | 11 | 11 | |
| | from Flash | | Range 2, V _{CORE} =1.5 V VOS[1:0] = 10 | 16 MHz | 4 | 5 | 5 | mA |
| | | MHz) | Range 1, V _{CORE} =1.8 V VOS[1:0] = 01 | 32 MHz | 9.4 | 11 | 11 | |
| | MSI clock, 65 kHz | D 0 . V | 65 kHz | 0.05 | 0.085 | 0.09 | | |
| | | MSI clock, 524 kHz | Range 3, V _{CORE} =1.2 V VOS[1:0] = 11 | 524 kHz | 0.15 | 0.185 | 0.19 | |
| | | MSI clock, 4.2 MHz | | 4.2 MHz | 0.9 | 1 | 1 | |

^{1.} Based on characterization, not tested in production, unless otherwise specified.

^{2.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Table 16. Current consumption in Run mode, code with data processing running from RAM

| Symbol | Parameter | Cond | litions | • | Tvn | Ma | x ⁽¹⁾ | Unit |
|-----------------------------------|-------------------|---|---|-------------------|------|-------|------------------|-------|
| Symbol | Farailletei | Cond | iidolis | f _{HCLK} | Тур | 55 °C | 85 °C | Oilit |
| | | | Range 3, | 1 MHz | 200 | 300 | 300 | |
| | | | V _{CORE} =1.2 V | 2 MHz | 380 | 500 | 500 | μA |
| | | f _{HSE} = f _{HCLK} up to 8 MHz, | VOS[1:0] = 11 | 4 MHz | 720 | 860 | 860 | |
| | | | Range 2, | 4 MHz | 0.9 | 1 | 1 | |
| | | included f _{HSE} = f _{HCLK} /2 above | V _{CORE} =1.5 V | 8 MHz | 1.65 | 2 | 2 | |
| Supply current in | 8 MHz | VOS[1:0] = 10 | 16 MHz | 3.2 | 3.7 | 3.7 | 1 | |
| | Supply current in | xecuted from AM, Flash | Range 1, V _{CORE} =1.8 V | 8 MHz | 2 | 2.5 | 2.5 | - |
| ١, | Run mode, code | | | 16 MHz | 4 | 4.5 | 4.5 | |
| I _{DD} (Run from RAM) | executed from | | VOS[1:0] = 01 | 32 MHz | 7.7 | 8.5 | 8.5 | mA |
| , | switched off | | Range 2, V _{CORE} =1.5 V VOS[1:0] = 10 | 16 MHz | 3.3 | 3.8 | 3.8 | |
| | | | Range 1, V _{CORE} =1.8 V VOS[1:0] = 01 | 32 MHz | 7.8 | 9.2 | 9.2 | |
| | | MSI clock, 65 kHz | Range 3, | 65 kHz | 40 | 60 | 60 | |
| | | MSI clock, 524 kHz | V _{CORE} =1.2 V | 524 kHz | 110 | 140 | 140 | μΑ |
| | | MSI clock, 4.2 MHz | VOS[1:0] = 11 | 4.2 MHz | 700 | 800 | 800 | |

^{1.} Based on characterization, not tested in production, unless otherwise specified.

^{2.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Table 17. Current consumption in Sleep mode

| Symbol Pai | Parameter | Cons | litions | f | Typ | Ма | x ⁽¹⁾ | Unit |
|--------------------------|---|--|--|-------------------|------|-------|------------------|------|
| Symbol | Parameter | Conc | nuons | f _{HCLK} | Тур | 55 °C | 85 °C | Unit |
| | | | | 1 MHz | 80 | 140 | 140 | |
| | | | Range 3, V _{CORE} =1.2 V VOS[1:0] = 11 | 2 MHz | 150 | 210 | 210 | |
| | | | V V G G [1.0] | 4 MHz | 280 | 330 | 330 | |
| | | $f_{HSE} = f_{HCLK}$ up to | | 4 MHz | 280 | 400 | 400 | |
| | Supply | 16 MHz included, $f_{HSE} = f_{HCLK}/2$ above 16 MHz (PLL ON) ⁽²⁾ | Range 2, V _{CORE} =1.5 V VOS[1:0] = 10 | 8 MHz | 450 | 550 | 550 | |
| | current in | | | 16 MHz | 900 | 1050 | 1050 | |
| | Sleep mode, code | | | 8 MHz | 550 | 650 | 650 | |
| | executed | | Range 1, V _{CORE} =1.8 V VOS[1:0] = 01 | 16 MHz | 1050 | 1200 | 1200 | μΑ |
| | from RAM, | | | 32 MHz | 2300 | 2500 | 2500 | |
| Flash switched OFF | HSI clock source (16 | Range 2, V _{CORE} =1.5 V VOS[1:0] = 10 | 16 MHz | 1000 | 1100 | 1100 | | |
| | MHz) | Range 1, V _{CORE} =1.8 V VOS[1:0] = 01 | 32 MHz | 2300 | 2500 | 2500 | | |
| | l | MSI clock, 65 kHz | Range 3, V _{CORE} =1.2 V VOS[1:0] = 11 | 65 kHz | 30 | 50 | 50 | |
| I _{DD} | | MSI clock, 524 kHz | | 524 kHz | 50 | 70 | 70 | |
| (Sleep) | | MSI clock, 4.2 MHz | | 4.2 MHz | 200 | 240 | 240 | |
| | | | Range 3, V _{CORE} =1.2 V VOS[1:0] = 11 | 1 MHz | 80 | 140 | 140 | |
| | | | | 2 MHz | 150 | 210 | 210 | |
| | | | | 4 MHz | 290 | 350 | 350 | |
| | | $f_{HSE} = f_{HCLK}$ up to | | 4 MHz | 300 | 400 | 400 | |
| | Supply | 16 MHz included, f _{HSE} = f _{HCLK} /2 above | Range 2, V _{CORE} =1.5 V VOS[1:0] = 10 | 8 MHz | 500 | 600 | 600 | |
| | current in Sleep | 16 MHz (PLL ON) ⁽²⁾ | | 16 MHz | 1000 | 1100 | 1100 | |
| | mode, code | | | 8 MHz | 550 | 650 | 650 | μΑ |
| | executed from Flash | | Range 1, V _{CORE} =1.8 V VOS[1:0] = 01 | 16 MHz | 1050 | 1200 | 1200 | |
| | I I O III I I I I I I I I I I I I I I I | | | 32 MHz | 2300 | 2500 | 2500 | |
| | | HSI clock source (16 | Range 2, V _{CORE} =1.5 V VOS[1:0] = 10 | 16 MHz | 1000 | 1100 | 1100 | |
| | | MHz) | Range 1, V _{CORE} =1.8 V VOS[1:0] = 01 | 32 MHz | 2300 | 2500 | 2500 | |
| | Supply | MSI clock, 65 kHz | | 65 kHz | 40 | 70 | 70 | |
| I _{DD} | current in Sleep | MSI clock, 524 kHz | Range 3, V _{CORE} =1.2V | 524 kHz | 60 | 90 | 90 | |
| (Sleep) | mode, code executed from Flash | MSI clock, 4.2 MHz | VOS[1:0] = 11 | 4.2 MHz | 210 | 250 | 250 | μΑ |

^{1.} Based on characterization, not tested in production, unless otherwise specified.

^{2.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register)

Table 18. Current consumption in Low power run mode

| Symbol | Parameter | | Conditions | | Тур | Max (1) | Unit |
|---|---|---|---|----------------------------------|------|---------|------|
| | | All | MSI clock, 65 kHz | T _A = -40 °C to 25 °C | 9 | 12 | |
| | | peripherals OFF, code | f _{HCLK} = 32 kHz | T _A = 85 °C | 17.5 | 24 | |
| | | executed from RAM, Flash switched | MSI clock, 65 kHz | T _A = -40 °C to 25 °C | 14 | 17 | |
| | | | f _{HCLK} = 65 kHz | T _A = 85 °C | 22 | 29 | |
| | | | MSI clock 131 kHz | T _A = -40 °C to 25 °C | 37 | 42 | |
| Supply | OFF, V _{DD} from 1.8 V | MSI clock, 131 kHz f _{HCLK} = 131 kHz | T _A = 55 °C | 37 | 42 | | |
| I _{DD (LP} | I _{DD (LP} current in Low power | to 3.6 V | HCLK - 101 KHZ | T _A = 85 °C | 37 | 42 | |
| Run) | | All peripherals OFF, code | MSI clock, 65 kHz | T_A = -40 °C to 25 °C | 24 | 32 | |
| | Turrinouc | | f _{HCLK} = 32 kHz | T _A = 85 °C | 33 | 42 | μΑ |
| | | | MSI clock, 65 kHz f _{HCLK} = 65 kHz | T_A = -40 °C to 25 °C | 31 | 40 | |
| | | executed from Flash, | | T _A = 85 °C | 40 | 48 | |
| | | V _{DD} from | MOL starts 404 bits | T_A = -40 °C to 25 °C | 48 | 58 | |
| | | 1.8 V to 3.6 V | MSI clock, 131 kHz f _{HCLK} = 131 kHz | T _A = 55 °C | 54 | 63 | |
| | | 0.0 1 | HCLK 101 MIL | T _A = 85 °C | 56 | 65 | |
| I _{DD} Max (LP Run) ⁽²⁾ | Max allowed current in Low power run mode | V _{DD} from 1.8 V to 3.6 V | | | | 200 | |

^{1.} Based on characterization, not tested in production, unless otherwise specified.

^{2.} This limitation is related to the consumption of the CPU core and the peripherals that are powered by the regulator. Consumption of the I/Os is not included in this limitation.

Table 19. Current consumption in Low power sleep mode

| Symbol | Parameter | | Conditions | | Тур | Max (1) | Unit |
|-----------------------------------|--|--|--|--|------|------------|------|
| | Supply | All f peripherals F OFF, V _{DD} from 1.8 V to 3.6 V | MSI clock, 65 kHz f _{HCLK} = 32 kHz Flash OFF | T _A = -40 °C to 25 °C | 4.4 | | |
| | | | MSI clock, 65 kHz | $T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$ | 17.5 | 25 | |
| | | | f _{HCLK} = 32 kHz Flash ON | T _A = 85 °C | 22 | 27 | |
| | | | MSI clock, 65 kHz | $T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$ | 18 | 26 | |
| | | | f _{HCLK} = 65 kHz, Flash ON | T _A = 85 °C | 23 | 28 | |
| I _{DD} (LP | current in | | MSI clock, 131 kHz | $T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$ | 22 | 30 | |
| Sleep) | Low power sleep mode | | TIOLIC AND A TOTAL | T _A = 55 °C | 24 | 32 | |
| | | | Flash ON | T _A = 85 °C | 26 | 34 | |
| | | | , , , , , , , , , , , , , , , , , , , | $T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$ | 17.5 | 25 | μA |
| | | TIM9 and | f _{HCLK} = 32 kHz | T _A = 85 °C | 22 | 27 | |
| | | USART1 enabled, | MSI clock, 65 kHz | $T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$ | 18 | 26 | |
| | | Flash ON, | f _{HCLK} = 65 kHz | T _A = 85 °C | 23 | 28 | |
| | | V _{DD} from 1.8 V to | MSI clock, 131 kHz | $T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$ | 22 | 30 | |
| | | 3.6 V | f _{HCLK} = 131 kHz | T _A = 55 °C | 24 | 32 | |
| | | | HOLK 1911 | T _A = 85 °C | 26 | 34 | |
| I _{DD} Max (LP Sleep) | Max allowed current in Low power Sleep mode | V _{DD} from 1.8 V to 3.6 V | | | | 200 | |

^{1.} Based on characterization, not tested in production, unless otherwise specified.

Table 20. Typical and maximum current consumptions in Stop mode

| Symbol | Parameter | Co | onditions | | Typ ⁽¹⁾ | Max (1)(2) | Unit |
|------------------------|----------------------------------|--|----------------------|--|--------------------|---------------|------|
| | | | | $T_A = -40^{\circ}\text{C to } 25^{\circ}\text{C}$ $V_{DD} = 1.8 \text{ V}$ | 1.2 | 2.75 | |
| | | | LCD OFF | $T_A = -40^{\circ}C \text{ to } 25^{\circ}C$ | 1.4 | 4 | |
| | | | | T _A = 55°C | 2.6 | 6 | |
| | | RTC clocked by LSI, regulator in LP mode, | | T _A = 85°C | 4.8 | 10 | |
| | | HSI and HSE OFF | LCD ON | $T_A = -40^{\circ}C$ to 25°C | 3.3 | 6 | |
| | | (no independent watchdog) | (static | T _A = 55°C | 4.5 | 8 | |
| | | wateridog) | duty) ⁽³⁾ | T _A = 85°C | 6.6 | 12 | |
| | | | LCD ON | $T_A = -40^{\circ}C$ to 25°C | 7.7 | 10 | |
| | | | (1/8 | $T_{\Delta} = 55^{\circ}C$ | 8.6 | 12 | |
| | | | duty) ⁽⁴⁾ | T _A = 85°C | 10.7 | 16 | |
| | Supply current in | | | $T_A = -40^{\circ}C$ to 25°C | 1.6 | 4 | |
| ^I DD (Stop | Stop mode with RTC enabled | | LCD OFF | T _A = 55°C | 2.7 | 6 | μΑ |
| | | RTC clocked by LSE | | T _A = 85°C | 4.8 | 10 | |
| | | external clock (32.768 | LCD ON | $T_A = -40^{\circ}C \text{ to } 25^{\circ}C$ | 3.6 | 6 | |
| | | kHz), regulator in LP mode, HSI and HSE | (static | T _A = 55°C | 4.6 | 8 | |
| | | OFF (no independent | duty) ⁽³⁾ | T _A = 85°C | 6.7 | 12 | |
| | | watchdog) | LCD ON | $T_A = -40^{\circ}C$ to 25°C | 7.6 | 10 | |
| | | | (1/8 | T _A = 55°C | 8.6 | 12 | |
| | | | duty) ⁽⁴⁾ | T _A = 85°C | 10.7 | 16 | |
| | | | | $T_A = -40^{\circ}\text{C to } 25^{\circ}\text{C}$ $V_{DD} = 1.8 \text{ V}$ | 1.45 | | |
| | | RTC clocked by LSE (no independent watchdog) ⁽⁵⁾ | LCD OFF | T _A = -40°C to 25°C V _{DD} = 3.0 V | 1.9 | | |
| | | | | T _A = -40°C to 25°C V _{DD} = 3.6 V | 2.2 | | |
| | Supply current in | Regulator in LP mode, I HSE OFF, independent and LSI enabled | | T _A = -40°C to 25°C | 1.1 | 2.2 | |
| I _{DD (Stop)} | Stop mode (| Regulator in LP mode, I | SI HSI | $T_A = -40^{\circ}C \text{ to } 25^{\circ}C$ | 0.5 | 0.9 | μΑ |
| | RTC disabled) | and HSE OFF (no indep | | T _A = 55°C | 1.9 | 5 | |
| | | watchdog) | | T _A = 85°C | 3.7 | | |
| | RMS (root mean | MSI = 4.2 MHz | | | 2 | | |
| lpp | square) supply current during | MSI = 1.05 MHz | | V _{DD} = 3.0 V | 1.45 | | |
| from Stop) | wakeup time | MSI = 65 kHz ⁽⁶⁾ | | | 1.45 | | mA |

- The typical values are given for V_{DD} = 3.0 V and max values are given for V_{DD} = 3.6 V, unless otherwise specified.
- 2. Based on characterization, not tested in production, unless otherwise specified
- 3. LCD enabled with external VLCD, static duty, division ratio = 256, all pixels active, no LCD connected
- LCD enabled with external VLCD, 1/8 duty, 1/3 bias, division ratio = 64, all pixels active, no LCD connected.
- Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8pF loading capacitors.
- 6. When MSI = 64 kHz, the RMS current is measured over the first 15 µs following the wakeup event. For the remaining time of the wakeup period, the current is similar to the Run mode current.

Table 21. Typical and maximum current consumptions in Standby mode

| Symbol | Parameter | Conditions | | Typ ⁽¹⁾ | Max (1)(2) | Unit |
|-----------------------------------|--|--|---|--------------------|---------------|----------|
| | | | T _A = -40 °C to 25 °C V _{DD} = 1.8 V | 0.9 | | |
| | | RTC clocked by LSI (no independent watchdog) | $T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$ | 1.1 | 1.8 | |
| | Supply current in Standby mode with RTC enabled | independent watchdog) | T _A = 55 °C | 1.42 | 2.5 | |
| | | | T _A = 85 °C | 1.87 | 3 | |
| | | | $T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$ $V_{DD} = 1.8 ^{\circ}\text{V}$ | 1 | | |
| | RTC clocked by L independent water | | $T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$ | 1.33 | 2.9 | |
| | | independent watchdog). | T _A = 55 °C | 1.59 | 3.4 | μA |
| | | | T _A = 85 °C | 2.01 | 4.3 | , |
| | | Independent watchdog and LSI enabled | T _A = -40 °C to 25 °C | 1.1 | 1.6 | |
| I _{DD} | Supply current in Standby mode with RTC disabled | | $T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$ | 0.3 | 0.55 | |
| (Standby) | inode with KTC disabled | Independent watchdog and LSI OFF | T _A = 55 °C | 0.5 | 0.8 | |
| | | | T _A = 85 °C | 1 | 1.7 | |
| I _{DD (WU} from Standby) | RMS supply current during wakeup time when exiting from Standby mode | | V _{DD} = 3.0 V T _A = -40 °C to 25 °C | 1 | | |

- 1. The typical values are given for V_{DD} = 3.0 V and max values are given for V_{DD} = 3.6 V, unless otherwise specified.
- 2. Based on characterization, not tested in production, unless otherwise specified.
- Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8pF loading capacitors.

Wakeup time from Low power mode

The wakeup times given in the following table are measured with the MSI RC oscillator. The clock source used to wake up the device depends on the current operating mode:

- Sleep mode: the clock source is the clock that was set before entering Sleep mode
- Stop mode: the clock source is the MSI oscillator in the range configured before entering Stop mode
- Standby mode: the clock source is the MSI oscillator running at 2.1 MHz

All timings are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 12*.

Table 22. Typical and maximum timings in Low power modes

| Symbol | Parameter | Conditions | Тур | Max ⁽¹⁾ | Unit |
|--|--|---|------|--------------------|------|
| t _{WUSLEEP} | Wakeup from Sleep mode | f _{HCLK} = 32 MHz | 0.36 | | |
| turio espira | Wakeup from Low power sleep mode | f _{HCLK} = 262 kHz Flash enabled | 32 | | |
| twusleep_lp | f _{HCLK} = 262 kHz | f _{HCLK} = 262 kHz Flash switched OFF | 34 | | |
| | Wakeup from Stop mode, regulator in Run mode | f _{HCLK} = f _{MSI} = 4.2 MHz | 8.2 | | |
| | | f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 1 and 2 | 8.2 | 9.3 | |
| | | f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 3 | 7.8 | 11.2 | μs |
| t _{WUSTOP} | Wakeup from Stop mode, | f _{HCLK} = f _{MSI} = 2.1 MHz | | 12 | |
| | regulator in low power mode | $f_{HCLK} = f_{MSI} = 1.05 \text{ MHz}$ | 15.5 | 20 | |
| | | f _{HCLK} = f _{MSI} = 524 kHz | 29 | 35 | |
| | | f _{HCLK} = f _{MSI} = 262 kHz | 53 | 63 | |
| | | f _{HCLK} = f _{MSI} = 131 kHz | 105 | 118 | |
| | | f _{HCLK} = MSI = 65 kHz | 210 | 237 | |
| t.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | Wakeup from Standby mode FWU bit = 1 | f _{HCLK} = MSI = 2.1 MHz | 50 | 103 | |
| t _{wustdby} | Wakeup from Standby mode FWU bit = 0 | f _{HCLK} = MSI = 2.1 MHz | 2.5 | 3.2 | ms |

^{1.} Based on characterization, not tested in production, unless otherwise specified

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following table. The MCU is placed under the following conditions:

- all I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on

Table 23. Peripheral current consumption⁽¹⁾

| | | Typical o | consumption, | V _{DD} = 3.0 V, T | A = 25 °C | |
|------------|--------|--|--|--|-------------------------------|----------------------|
| Peripheral | | Range 1, V _{CORE} = 1.8 V VOS[1:0] = 01 | Range 2, V _{CORE} = 1.5 V VOS[1:0] = 10 | Range 3, V _{CORE} = 1.2 V VOS[1:0] = 11 | Low power sleep and run | Unit |
| | TIM2 | 13 | 10.5 | 8 | 10.5 | |
| | TIM3 | 14 | 12 | 9 | 12 | |
| | TIM4 | 12.5 | 10.5 | 8 | 11 | |
| | TIM6 | 5.5 | 4.5 | 3.5 | 4.5 | |
| | TIM7 | 5.5 | 5 | 3.5 | 4.5 | |
| | LCD | 5.5 | 5 | 3.5 | 5 | |
| | WWDG | 4 | 3.5 | 2.5 | 3.5 | |
| APB1 | SPI2 | 5.5 | 5 | 4 | 5 | μΑ/MHz |
| AFDI | USART2 | 9 | 8 | 5.5 | 8.5 | (f _{HCLK}) |
| | USART3 | 10.5 | 9 | 6 | 8 | |
| | I2C1 | 8.5 | 7 | 5.5 | 7.5 | |
| | I2C2 | 8.5 | 7 | 5.5 | 6.5 | |
| | USB | 12.5 | 10 | 6.5 | 10 | |
| | PWR | 4.5 | 4 | 3 | 3.5 | |
| | DAC | 9 | 7.5 | 6 | 7 | |
| | COMP | 4.5 | 4 | 3.5 | 4.5 | |

Table 23. Peripheral current consumption⁽¹⁾ (continued)

| | | Typical o | onsumption, | V _{DD} = 3.0 V, T | A = 25 °C | |
|--|--------------------|--|--|--|-------------------------------|----------------------|
| Perip | bheral | Range 1, V _{CORE} = 1.8 V VOS[1:0] = 01 | Range 2, V _{CORE} = 1.5 V VOS[1:0] = 10 | Range 3, V _{CORE} = 1.2 V VOS[1:0] = 11 | Low power sleep and run | Unit |
| | SYSCFG & RI | 3 | 2.5 | 2 | 2.5 | |
| | TIM9 | 9 | 7.5 | 6 | 7 | |
| | TIM10 | 6.5 | 5.5 | 4.5 | 5.5 | |
| APB2 | TIM11 | 7 | 6 | 4.5 | 5.5 | |
| | ADC ⁽²⁾ | 11.5 | 9.5 | 8 | 9 | |
| | SPI1 | 5 | 4.5 | 3 | 4 | |
| | USART1 | 9 | 7.5 | 6 | 7.5 | |
| | GPIOA | 5 | 4.5 | 3.5 | 4 | μΑ/MHz |
| | GPIOB | 5 | 4.5 | 3.5 | 4.5 | (f _{HCLK}) |
| | GPIOC | 5 | 4.5 | 3.5 | 4.5 | |
| | GPIOD | 5 | 4.5 | 3.5 | 4.5 | |
| AHB | GPIOE | 5 | 4.5 | 3.5 | 4.5 | |
| | GPIOH | 4 | 4 | 3 | 3.5 | |
| | CRC | 1 | 0.5 | 0.5 | 0.5 | |
| | FLASH | 13 | 11.5 | 9 | 18.5 | |
| | DMA1 | 12 | 10 | 8 | 10.5 | |
| All enabled | | 166 | 138 | 106 | 130 | |
| I _{DD (RTC)} | | | 0.4 | 47 | | |
| I _{DD (LCD)} | | | 3 | .1 | | |
| I _{DD (ADC)} ⁽³⁾ | | | 14 | 50 | | |
| I _{DD (DAC)} ⁽⁴⁾ I _{DD (COMP1)} | | | 34 | 10 | | |
| | | | 0. | 16 | | μΑ |
| 1 | Slow mode | | 2 | 2 | | 1 |
| I _{DD} (COMP2) | Fast mode | 5 | | | | |
| I _{DD (PVD / BOR} | (5) | | 2 | .6 | | |
| I _{DD (IWDG)} | | | 0.: | 25 | | |

^{1.} Data based on differential I_{DD} measurement between all peripherals OFF an one peripheral with clock enabled, in the following conditions: f_{HCLK} = 32 MHz (range 1), f_{HCLK} = 16 MHz (range 2), f_{HCLK} = 4 MHz (range 3), f_{HCLK} = 64kHz (Low power run/sleep), f_{APB1} = f_{HCLK}, f_{APB2} = f_{HCLK}, default prescaler value for each peripheral. The CPU is in Sleep mode in both cases. No I/O pins toggling. Not tested in production.

^{2.} HSI oscillator is OFF for this measure.

Data based on a differential IDD measurement between ADC in reset configuration and continuous ADC conversion (HSI consumption not included).

- Data based on a differential IDD measurement between DAC in reset configuration and continuous DAC conversion of VDD/2. DAC is in buffered mode, output is left floating.
- 5. Including supply current of internal reference voltage.

6.3.5 External clock source characteristics

High-speed external user clock generated from an external source

Table 24. High-speed external user clock characteristics⁽¹⁾

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--|--------------------------------------|----------------------------------|--------------------|-----|----------------------|------|
| f _{HSE_ext} | User external clock source frequency | | 1 | 8 | 32 | MHz |
| V _{HSEH} | OSC_IN input pin high level voltage | | 0.7V _{DD} | | V_{DD} | V |
| V _{HSEL} | OSC_IN input pin low level voltage | | V_{SS} | | $0.3V_{\mathrm{DD}}$ | V |
| $\begin{matrix} t_{w(\text{HSE})} \\ t_{w(\text{HSE})} \end{matrix}$ | OSC_IN high or low time | | 12 | | | ns |
| $t_{r(HSE)} \ t_{f(HSE)}$ | OSC_IN rise or fall time | | | | 20 | 113 |
| C _{in(HSE)} | OSC_IN input capacitance | | | 2.6 | | pF |
| DuCy _(HSE) | Duty cycle | | 45 | | 55 | % |
| ΙL | OSC_IN Input leakage current | $V_{SS} \leq V_{IN} \leq V_{DD}$ | | | ±1 | μΑ |

^{1.} Guaranteed by design, not tested in production.

Low-speed external user clock generated from an external source

The characteristics given in the following table result from tests performed using a lowspeed external clock source, and under ambient temperature and supply voltage conditions summarized in Table 12.

Table 25. Low-speed external user clock characteristics⁽¹⁾

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--|---------------------------------------|----------------------------------|--------------------|--------|--------------------|------|
| f _{LSE_ext} | User external clock source frequency | | 1 | 32.768 | 1000 | kHz |
| V _{LSEH} | OSC32_IN input pin high level voltage | | 0.7V _{DD} | | V _{DD} | V |
| V _{LSEL} | OSC32_IN input pin low level voltage | | V _{SS} | | 0.3V _{DD} | V |
| t _{w(LSE)} | OSC32_IN high or low time | | 465 | - | - | ns |
| $\begin{matrix} t_{r(LSE)} \\ t_{f(LSE)} \end{matrix}$ | OSC32_IN rise or fall time | | - | - | 10 | 113 |
| C _{IN(LSE)} | OSC32_IN input capacitance | | - | 0.6 | - | pF |
| DuCy _(LSE) | Duty cycle | | 45 | - | 55 | % |
| IL | OSC32_IN Input leakage current | $V_{SS} \leq V_{IN} \leq V_{DD}$ | - | - | ±1 | μΑ |

^{1.} Guaranteed by design, not tested in production

VLSEH 90% 10% VLSEL ► tW(LSE) tr(LSE) → t_{f(LSE)} ► tW(LSE) TLSE fLSE_ext EXTERNAL OSC32_IN CLOCK SOURCE STM32Lxx ллл ai18233

Figure 10. Low-speed external clock source AC timing diagram




Figure 11. High-speed external clock source AC timing diagram

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 1 to 24 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 26*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|----------------------|--|---|-----|-----|------------------------------------|----------|
| f _{OSC_IN} | Oscillator frequency | | 1 | | 24 | MHz |
| R _F | Feedback resistor | | | 200 | | kΩ |
| С | Recommended load capacitance versus equivalent serial resistance of the crystal (R _S) ⁽³⁾ | R _S = 30 Ω | | 20 | | pF |
| I _{HSE} | HSE driving current | V _{DD} = 3.3 V, V _{IN} = V _{SS} with 30 pF load | | | 3 | mA |
| | HSE oscillator power | C = 20 pF f _{OSC} = 16 MHz | | | 2.5 (startup) 0.7 (stabilized) | mΛ |
| IDD(HSE) | consumption | C = 10 pF f _{OSC} = 16 MHz | | | 2.5 (startup) 0.46 (stabilized) | mA |
| 9 _m | Oscillator transconductance | Startup | 3.5 | | | mA /V |
| t _{SU(HSE)} | Startup time | V _{DD} is stabilized | | 1 | | ms |

Table 26. HSE 1-24 MHz oscillator characteristics⁽¹⁾⁽²⁾

- 1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 2. Based on characterization results, not tested in production.
- 3. The relatively low value of the RF resistor offers a good protection against issues resulting from use in a humid environment, due to the induced leakage and the bias condition change. However, it is recommended to take this point into account if the MCU is used in tough humidity conditions.
- 4. t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 12*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} . Refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 12. HSE oscillator circuit diagram

1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 27*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

| | Table 27. Loc Oscillator Ci | iaracteristics (ILSE | JZ.7 00 | , KI IZ) | | Table 27. Loc Oscillator Characteristics (ILSE - 32.700 KHZ) | | | | | | | | | | |
|-------------------------------------|--|---|---------|----------|-----|--|--|--|--|--|--|--|--|--|--|--|
| Symbol | Parameter | Conditions | Min | Тур | Max | Unit | | | | | | | | | | |
| f _{LSE} | Low speed external oscillator frequency | | | 32.768 | | kHz | | | | | | | | | | |
| R _F | Feedback resistor | | | 1.2 | | МΩ | | | | | | | | | | |
| C ⁽²⁾ | Recommended load capacitance versus equivalent serial resistance of the crystal (R _S) ⁽³⁾ | R _S = 30 kΩ | | 8 | | pF | | | | | | | | | | |
| I _{LSE} | LSE driving current | $V_{DD} = 3.3 \text{ V}, V_{IN} = V_{SS}$ | | | 1.1 | μΑ | | | | | | | | | | |
| | | V _{DD} = 1.8 V | | 450 | | | | | | | | | | | | |
| I _{DD (LSE)} | LSE oscillator current consumption | V _{DD} = 3.0 V | | 600 | | nA | | | | | | | | | | |
| | | V _{DD} = 3.6V | | 750 | | | | | | | | | | | | |
| 9 _m | Oscillator transconductance | | 3 | | | μ A /V | | | | | | | | | | |
| t _{SU(LSE)} ⁽⁴⁾ | Startup time | V _{DD} is stabilized | | 1 | | S | | | | | | | | | | |

Table 27. LSE oscillator characteristics ($f_{LSE} = 32.768 \text{ kHz}$)⁽¹⁾

- 1. Based on characterization, not tested in production.
- Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".
- The oscillator selection can be optimized in terms of supply current using an high quality resonator with small R_S value for example MSIV-TIN32.768kHz. Refer to crystal manufacturer for more details;
- t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

Note:

For C_{L1} and C_{L2} , it is recommended to use high-quality ceramic capacitors in the 5 pF to 15 pF range selected to match the requirements of the crystal or resonator (see Figure 13). C_{L1} and C_{L2} , are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} .

capacitance which is the series combination of C_{L1} and C_{L2} . Load capacitance C_L has the following formula: $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$ where C_{stray} is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.

Caution:

To avoid exceeding the maximum value of C_{L1} and C_{L2} (15 pF) it is strongly recommended to use a resonator with a load capacitance $C_L \le 7$ pF. Never use a resonator with a load capacitance of 12.5 pF.

Example: if you choose a resonator with a load capacitance of C_L = 6 pF and C_{stray} = 2 pF, then C_{L1} = C_{L2} = 8 pF.




Figure 13. Typical application with a 32.768 kHz crystal

6.3.6 Internal clock source characteristics

The parameters given in the following table are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 12*.

High-speed internal (HSI) RC oscillator

Table 28. HSI oscillator characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-------------------------------------|----------------------------------|--|-----|------|------|------|
| f _{HSI} | Frequency | V _{DD} = 3.0 V | | 16 | | MHz |
| TRIM ⁽¹⁾⁽²⁾ | HSI user-trimmed | Trimming code is not a multiple of 16 | | ±0.4 | 0.7 | % |
| | resolution | Trimming code is a multiple of 16 | | | ±1.5 | % |
| ACC _{HSI} ⁽²⁾ | | V _{DDA} = 1.8 V to 3.6 V T _A = -40 to 85 °C | -10 | | +10 | % |
| t _{SU(HSI)} ⁽²⁾ | HSI oscillator startup time | | | 3.7 | 6 | μs |
| I _{DD(HSI)} ⁽²⁾ | HSI oscillator power consumption | | | 100 | 140 | μΑ |

^{1.} The trimming step differs depending on the trimming code. It is usually negative on the codes which are multiples of 16 (0x00, 0x10, 0x20, 0x30...0xE0).

Low-speed internal (LSI) RC oscillator

Table 29. LSI oscillator characteristics

| Symbol | Parameter | Min | Тур | Max | Unit |
|-------------------------------------|---|-----|-----|-----|------|
| f _{LSI} ⁽¹⁾ | (1) LSI frequency | | 38 | 56 | kHz |
| D _{LSI} ⁽²⁾ | $D_{LSI}^{(2)}$ LSI oscillator frequency drift $0^{\circ}C \le T_A \le 85^{\circ}C$ | | | 4 | % |
| t _{su(LSI)} (3) | LSI oscillator startup time | | | 200 | μs |
| I _{DD(LSI)} ⁽³⁾ | LSI oscillator power consumption | | 400 | 510 | nA |

^{1.} Tested in production.

^{2.} Based on characterization, not tested in production.

^{2.} This is a deviation for an individual part, once the initial frequency has been measured.

^{3.} Guaranteed by design, not tested in production.

Multi-speed internal (MSI) RC oscillator

Table 30. MSI oscillator characteristics

| Symbol | Parameter | Condition | Тур | Max | Unit |
|---------------------------------------|---|--|------|-----|------|
| | | MSI range 0 | 65.5 | | |
| | | MSI range 1 | 131 | | kHz |
| | | MSI range 2 | 262 | | KIIZ |
| f _{MSI} | Frequency after factory calibration, done at V_{DD} = 3.3 V and T_A = 25 °C | MSI range 3 | 524 | | |
| | BB 44 4 A | MSI range 4 | 1.05 | | |
| | | MSI range 5 | 2.1 | | MHz |
| | | MSI range 6 | 4.2 | | |
| ACC _{MSI} | Frequency error after factory calibration | | ±0.5 | | % |
| D _{TEMP(MSI)} ⁽¹⁾ | MSI oscillator frequency drift 0 °C ≤T _A ≤85 °C | | ±10 | | % |
| D _{VOLT(MSI)} ⁽¹⁾ | MSI oscillator frequency drift 1.8 V ≤V _{DD} ≤3.6 V, T _A = 25 °C | | | 2.5 | %/V |
| | | MSI range 0 | 0.75 | | |
| | MSI oscillator power consumption | MSI range 1 | 1 | | μА |
| | | MSI range 2 | 1.5 | | |
| I _{DD(MSI)} ⁽²⁾ | | MSI range 3 | 2.5 | | |
| | | MSI range 4 | 4.5 | | |
| | | MSI range 5 | 8 | | |
| | | MSI range 6 | 15 | | |
| | | MSI range 0 | 30 | | |
| | | MSI range 1 | 20 | | |
| | | MSI range 2 | 15 | | |
| | | MSI range 3 | 10 | | |
| t | MSI oscillator startup time | MSI range 4 | 6 | | II.e |
| t _{SU(MSI)} | INIOI OSCIIIAIOI SIAITUP IIIIIE | MSI range 5 | 5 | | μs |
| | | MSI range 6, Voltage range 1 and 2 | 3.5 | | |
| | | MSI range 6, Voltage range 3 | 5 | | |

| Symbol | Parameter | Condition | Тур | Max | Unit | |
|---------------------------------------|-------------------------------------|--|-----|-----|--------|--|
| Symbol t _{STAB(MSI)} (2) | | MSI range 0 | | 40 | | |
| | | MSI range 1 | | 20 | | |
| | | MSI range 2 | | 10 | | |
| | | MSI range 3 | | 4 | | |
| t _{STAB(MSI)} ⁽²⁾ | MSI oscillator stabilization time | MSI range 4 | | 2.5 | μs | |
| | | MSI range 5 | | 2 | | |
| | | MSI range 6, Voltage range 1 and 2 | | 2 | | |
| | | MSI range 3, Voltage range 3 | | 3 | | |
| f | MSI oscillator frequency overshoot | Any range to range 5 | | 4 | MHz | |
| f _{OVER(MSI)} | INOT OSCINATOR ITEQUETICS OVERSHOOT | Any range to range 6 | | 6 | IVIIIZ | |

Table 30. MSI oscillator characteristics (continued)

6.3.7 PLL characteristics

The parameters given in *Table 31* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 12*.

Value **Symbol Parameter** Unit Max⁽¹⁾ Min Typ PLL input clock⁽²⁾ MHz 2 24 f_{PLL IN} % PLL input clock duty cycle 45 55 2 32 MHz PLL output clock f_{PLL_OUT} Worst case PLL lock time PLL input = 2 MHz 100 130 μs t_{LOCK} PLL VCO = 96 MHz Jitter Cycle-to-cycle jitter ±600 ps I_{DDA}(PLL) Current consumption on V_{DDA} 220 450 μΑ Current consumption on V_{DD} I_{DD}(PLL) 120 150

Table 31. PLL characteristics

^{1.} This is a deviation for an individual part, once the initial frequency has been measured.

^{2.} Based on characterization, not tested in production.

^{1.} Based on characterization, not tested in production.

Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f_{PLL_OUT}.

6.3.8 Memory characteristics

The characteristics are given at T_A = -40 to 85 $^{\circ}C$ unless otherwise specified.

RAM memory

Table 32. RAM and hardware registers

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------|------------------------------------|----------------------|-----|-----|-----|------|
| VRM | Data retention mode ⁽¹⁾ | STOP mode (or RESET) | 1.8 | | | V |

^{1.} Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware registers (only in Stop mode).

Flash memory and data EEPROM

Table 33. Flash memory and data EEPROM characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max ⁽¹⁾ | Unit |
|-------------------|---|---|-----|------|--------------------|------|
| V _{DD} | Operating voltage Read / Write / Erase | | 1.8 | | 3.6 | ٧ |
| t _{prog} | Programming time for | Erasing | | 3.28 | 3.94 | mo |
| | word or half-page | Programming | | 3.28 | 3.94 | ms |
| I _{DD} | Average current during whole programme/erase operation | T 05 %0 V 00 V | | 300 | | μΑ |
| | Maximum current (peak) during programme/erase operation | T _A = 25 °C, V _{DD} = 3.6 V | | 1.5 | 2.5 | mA |

^{1.} Guaranteed by design, not tested in production.

| Cumbal | Parameter | Conditions | Value | | | Unit |
|---------------------------------|---|------------------------------------|--------------------|-----|-----|---------|
| Symbol | Parameter | Conditions | Min ⁽¹⁾ | Тур | Max | Onit |
| N (2) | Cycling (erase / write) Program memory | T _A = -40°C to 85 °C | 1 | | | kayalaa |
| N _{CYC} ⁽²⁾ | Cycling (erase / write) EEPROM data memory | | 100 | | | kcycles |
| t _{RET} ⁽²⁾ | Data retention (program memory) after 1 kcycle at T _A = 85 °C | -T _{RET} = +85 °C | 10 | | | voare |
| | Data retention (EEPROM data memory) after 100 kcycles at T _A = 85 °C | | 10 | | | years |

Table 34. Flash memory, data EEPROM endurance and data retention

- 1. Based on characterization not tested in production.
- 2. Characterization is done according to JEDEC JESD22-A117.

6.3.9 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 35*. They are based on the EMS levels and classes defined in application note AN1709.

| Symbol | Parameter | Conditions | Level/ Class |
|-------------------|---|--|-----------------|
| V _{FESD} | Voltage limits to be applied on any I/O pin to induce a functional disturbance | V_{DD} = 3.3 V, LQFP100, T_{A} = +25 °C, f_{HCLK} = 32 MHz conforms to IEC 61000-4-2 | 2B |
| V _{EFTB} | Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance | $V_{DD} = 3.3 \text{ V, LQFP100, T}_{A} = +25$ °C, $f_{HCLK} = 32 \text{ MHz}$ conforms to IEC 61000-4-4 | 4A |

Table 35. EMS characteristics

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Max vs. frequency range **Monitored** 4 MHz 16 MHz 32 MHz **Symbol Parameter Conditions** Unit frequency band voltage voltage voltage range 2 range 1 range 3 0.1 to 30 MHz 3 -6 -5 $V_{DD} = 3.3 V$ $T_A = 25 \, ^{\circ}C$ 30 to 130 MHz 18 4 -7 dB_µV S_{EMI} Peak level LQFP100 package 5 -7 130 MHz to 1GHz 15 compliant with IEC 61967-2 2 SAF FMI Level 2.5 1

Table 36. EMI characteristics

6.3.10 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Table 37. ESD absolute maximum ratings

| Symbol | Ratings | Conditions | Class | Maximum value ⁽¹⁾ | Unit |
|-----------------------|---|--|-------|---------------------------------|------|
| V _{ESD(HBM)} | | T _A = +25 °C, conforming to JESD22-A114 | 2 | 2000 | ٧ |
| V _{ESD(CDM)} | Electrostatic discharge voltage (charge device model) | T _A = +25 °C, conforming to JESD22-C101 | II | 500 | V |

^{1.} Based on characterization results, not tested in production.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 38. Electrical sensitivities

| Symbol | Parameter | Conditions | Class |
|--------|-----------------------|---|------------|
| LU | Static latch-up class | T _A = +85 °C conforming to JESD78A | II level A |

6.3.11 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error, out of spec current injection on adjacent pins or other functional failure (for example reset, oscillator frequency deviation, LCD levels, etc.).

The test results are given in the following table.

Table 39. I/O current injection susceptibility

| | | Functional s | | |
|------------------|--|--------------------|--------------------|------|
| Symbol | Description | Negative injection | Positive injection | Unit |
| | Injected current on true open-drain pins | -5 | +0 | |
| I _{INJ} | Injected current on all 5 V tolerant (FT) pins | -5 | +0 | mA |
| | Injected current on any other pin | -5 | +5 | |

6.3.12 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 40* are derived from tests performed under conditions summarized in *Table 12*. All I/Os are CMOS and TTL compliant.

Table 40. I/O static characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------|--|---|--|-----|-----------------------------------|------|
| V_{IL} | Input low level voltage | TTL ports − 2.7 V ≤V _{DD} ≤3.6 V | V _{SS} - 0.3 | | 0.8 | |
| V | Standard I/O input high level voltage | | 2 ⁽¹⁾ | | V _{DD} +0.3 | |
| V _{IH} | FT ⁽²⁾ I/O input high level voltage | 2.7 • 2•0020.0 • | Z` / | | 5.5V | |
| V _{IL} | Input low level voltage | CMOS ports 1.8 V ≤V _{DD} ≤ 3.6 V | -0.3 | | 0.3V _{DD} ⁽³⁾ | |
| | Standard I/O Input high level voltage | CMOS ports 1.8 V ≤V _{DD} ≤ 3.6 V | | | V _{DD} +0.3 | V |
| V _{IH} | FT ⁽⁵⁾ I/O input high level voltage | CMOS ports 1.8 V ≤V _{DD} ≤ 2.0 V | 0.7 V _{DD} ⁽³⁾⁽⁴⁾ | | 5.25 | |
| | F1 147 I/O Input nigh level voltage | CMOS ports 2.0 V≤V _{DD} ≤ 3.6 V | | | 5.5 | |
| V _{hys} | Standard I/O Schmitt trigger voltage hysteresis ⁽⁶⁾ | | 10% V _{DD} ⁽⁷⁾ | | | |
| | Input leakage current ⁽⁸⁾⁽³⁾ | V _{SS} ≤V _{IN} ≤V _{DD} I/Os with LCD | | | ±50 | |
| | | V _{SS} ≤V _{IN} ≤V _{DD} I/Os with analog switches | | | ±50 | |
| I _{lkg} | | V _{SS} ≤V _{IN} ≤V _{DD} I/Os with analog switches and LCD | | | ±50 | nA |
| | | V _{SS} ≤V _{IN} ≤V _{DD} I/Os with USB | | | TBD | |
| | | V _{SS} ≤V _{IN} ≤V _{DD} Standard I/Os | | | ±50 | |
| R _{PU} | Weak pull-up equivalent resistor ⁽⁹⁾⁽³⁾ | $V_{IN} = V_{SS}$ | 30 | 45 | 60 | kΩ |
| R _{PD} | Weak pull-down equivalent resistor ⁽⁹⁾⁽³⁾ | $V_{IN} = V_{DD}$ | 30 | 45 | 60 | kΩ |
| C _{IO} | I/O pin capacitance | | | 5 | | pF |

^{1.} Guaranteed by design.

- 3. Tested in production
- 4. 0.7V_{DD} for 5V-tolerant receiver
- 5. FT = Five-volt tolerant.
- 6. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization, not tested in production.
- 7. With a minimum of 200 mV. Based on characterization, not tested in production.
- 8. The max. value may be exceeded if negative current is injected on adjacent pins.
- Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).

^{2.} FT = 5V tolerant. To sustain a voltage higher than VDD +0.5 the internal pull-up/pull-down resistors must be disabled.

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 20 mA (with the non-standard V_{OI}/V_{OH} specifications given in *Table 41*.

in the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*:

- The sum of the currents sourced by all the I/Os on V_{DD}, plus the maximum Run consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating I_{VDD} (see *Table 10*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating I_{VSS} (see *Table 10*).

Output voltage levels

Unless otherwise specified, the parameters given in *Table 41* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 12*. All I/Os are CMOS and TTL compliant.

Table 41. Output voltage characteristics

| Symbol | Parameter | Conditions | Min | Max | Unit |
|-----------------------------------|---|---------------------------------|-----------------------|------|------|
| V _{OL} ⁽¹⁾⁽²⁾ | Output low level voltage for an I/O pin when 8 pins are sunk at same time | I _{IO} = +8 mA | | 0.4 | |
| V _{OH} ⁽³⁾⁽²⁾ | Output high level voltage for an I/O pin when 8 pins are sourced at same time | 2.7 V < V _{DD} < 3.6 V | 2.4 | | |
| V _{OL} (1)(4) | Output low level voltage for an I/O pin when 8 pins are sunk at same time | I _{IO} =+ 4 mA | | 0.45 | V |
| V _{OH} (3)(4) | Output high level voltage for an I/O pin when 8 pins are sourced at same time | 1.8 V < V _{DD} < 2.7 V | V _{DD} -0.45 | | V |
| V _{OL} ⁽¹⁾⁽⁴⁾ | Output low level voltage for an I/O pin when 4 pins are sunk at same time | I _{IO} = +20 mA | | 1.3 | |
| V _{OH} ⁽³⁾⁽⁴⁾ | Output high level voltage for an I/O pin when 4 pins are sourced at same time | 2.7 V < V _{DD} < 3.6 V | V _{DD} -1.3 | | |

^{1.} The $I_{\rm IO}$ current sunk by the device must always respect the absolute maximum rating specified in *Table 10* and the sum of $I_{\rm IO}$ (I/O ports and control pins) must not exceed $I_{\rm VSS}$.

4. Based on characterization data, not tested in production.

^{2.} Tested in production

The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in Table 10 and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VDD}.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 14* and *Table 42*, respectively.

Unless otherwise specified, the parameters given in *Table 42* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 12*.

Table 42. I/O AC characteristics⁽¹⁾

| OSPEEDRx [1:0] bit value ⁽¹⁾ | Symbol | Parameter | Conditions | Min | Max ⁽²⁾ | Unit |
|---|--------------------------|---|--|-----|--------------------|---------|
| | f | Maximum frequency ⁽³⁾ | $C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ | - | 400 | kHz |
| 00 | f _{max(IO)out} | iviaximum nequency. | C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V | - | 400 | NI IZ |
| | t _{f(IO)out} | Output rise and fall time | $C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ | - | 625 | ns |
| | $t_{r(IO)out}$ | Output rise and fail time | $C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$ | - | 625 | 115 |
| | f | Maximum frequency ⁽³⁾ | $C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ | - | 2 | MHz |
| 01 | f _{max(IO)} out | imaximum frequency(*) | C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V | - | 1 | IVITZ |
| 01 | t _{f(IO)out} | Output rise and fall time | C_L = 50 pF, V_{DD} = 2.7 V to 3.6 V | - | 125 | ns |
| | t _{r(IO)out} | Output rise and fail time | C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V | - | 250 | 113 |
| | Е . | Maximum frequency ⁽³⁾ | C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V | - | 10 | MHz |
| 10 | F _{max(IO)out} | | C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V | - | 2 | IVII IZ |
| 10 | t _{f(IO)out} | Output rise and fall time | C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V | - | 25 | no |
| | t _{r(IO)out} | Output rise and fail time | C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V | - | 125 | ns |
| | Е | Maximum frequency ⁽³⁾ | C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V | - | 50 | MHz |
| 11 | F _{max(IO)out} | maximum frequency. | C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V | - | 8 | IVITZ |
| 11 | t _{f(IO)out} | Outout viola and fall times | C _L = 30 pF, V _{DD} = 2.7 V to 3.6 V | - | 5 | |
| | t _{r(IO)out} | Output rise and fall time | C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V | - | 30 | |
| - | t _{EXTIpw} | Pulse width of external signals detected by the EXTI controller | | 8 | - | ns |

The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the STM32L100xx reference manual for a description of GPIO Port configuration register.

^{2.} Guaranteed by design. Not tested in production.

^{3.} The maximum frequency is defined in Figure 14.




Figure 14. I/O AC characteristics definition

6.3.13 NRST pin characteristics

The NRST pin input driver uses CMOS technology.

Unless otherwise specified, the parameters given in *Table 43* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 12*.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---------------------------------------|---|---|-----------------------------------|-----|----------|------|
| V _{IL(NRST)} ⁽¹⁾ | NRST input low level voltage | | V_{SS} | | 0.8 | |
| V _{IH(NRST)} ⁽¹⁾ | NRST input high level voltage | | 1.4 | | V_{DD} | |
| (1) | NRST output low level voltage | $I_{OL} = 2 \text{ mA}$ 2.7 V < V_{DD} < 3.6 V | | | 0.4 | V |
| V _{OL(NRST)} ⁽¹⁾ | | I _{OL} = 1.5 mA 1.8 V < V _{DD} < 2.7 V | | | 0.4 | |
| V _{hys(NRST)} ⁽¹⁾ | NRST Schmitt trigger voltage hysteresis | | 10%V _{DD} ⁽²⁾ | | | mV |
| R _{PU} | Weak pull-up equivalent resistor ⁽³⁾ | $V_{IN} = V_{SS}$ | 30 | 45 | 60 | kΩ |
| V _{F(NRST)} ⁽¹⁾ | NRST input filtered pulse | | | | 50 | ns |
| V _{NF(NRST)} ⁽¹⁾ | NRST input not filtered pulse | | 350 | | | ns |

Table 43. NRST pin characteristics

^{1.} Guaranteed by design, not tested in production.

^{2. 200} mV minimum value

The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is around 10%.




Figure 15. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- 2. The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in *Table 43*. Otherwise the reset will not be taken into account by the device.

6.3.14 TIM timer characteristics

The parameters given in the following table are guaranteed by design.

Refer to Section 6.3.11: I/O current injection characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------------------|--|-------------------------------|--------|-------------------------|----------------------|
| t(TIM) | Timer resolution time | | 1 | | t _{TIMxCLK} |
| t _{res(TIM)} | Time resolution time | f _{TIMxCLK} = 32 MHz | 31.25 | | ns |
| f _{EXT} | Timer external clock | | 0 | f _{TIMxCLK} /2 | MHz |
| EXI | frequency on CH1 to CH4 | f _{TIMxCLK} = 32 MHz | 0 | 16 | MHz |
| Res _{TIM} | Timer resolution | | | 16 | bit |
| | 16-bit counter clock period | | 1 | 65536 | t _{TIMxCLK} |
| t _{COUNTER} | when internal clock is selected (timer's prescaler disabled) | f _{TIMxCLK} = 32 MHz | 0.0312 | 2048 | μs |
| thay count | Maximum possible count | | | 65536 × 65536 | t _{TIMxCLK} |
| t _{MAX_COUNT} | Iviaximum possible count | f _{TIMxCLK} = 32 MHz | | 134.2 | s |

Table 44. TIMx⁽¹⁾ characteristics

1. TIMx is used as a general term to refer to the TIM1, TIM2, TIM3 and TIM4 timers.

6.3.15 Communication interfaces

I²C interface characteristics

Unless otherwise specified, the parameters given in *Table 45* are derived from tests performed under ambient temperature, fPCLK1 frequency and VDD supply voltage conditions summarized in *Table 12*.

The STM32L100C6 product line I^2C interface meets the requirements of the standard I^2C communication protocol with the following restrictions: SDA and SCL are not "true" opendrain I/O pins. When configured as open-drain, the PMOS connected between the I/O pin and V_{DD} is disabled, but is still present.

The I²C characteristics are described in *Table 45*. Refer also to *Section 6.3.11: I/O current injection characteristics* for more details on the input/output alternate function characteristics (SDA and SCL).

| | | I | node I ² C ⁽¹⁾ | Fast mode | | |
|-------------------------|---|-----|--------------------------------------|------------------------|--------------------|------|
| Symbol | Parameter | Min | Max | Min | Max | Unit |
| t _{w(SCLL)} | SCL clock low time | 4.7 | | 1.3 | | |
| t _{w(SCLH)} | SCL clock high time | 4.0 | | 0.6 | | μs |
| t _{su(SDA)} | SDA setup time | 250 | | 100 | | |
| t _{h(SDA)} | SDA data hold time | 0 | | 0 | 900 ⁽³⁾ | |
| t _{r(SDA)} | SDA and SCL rise time | | 1000 | 20 + 0.1C _b | 300 | ns |
| t _{f(SDA)} | SDA and SCL fall time | | 300 | | 300 | |
| t _{h(STA)} | Start condition hold time | 4.0 | | 0.6 | | |
| t _{su(STA)} | Repeated Start condition setup time | 4.7 | | 0.6 | | μs |
| t _{su(STO)} | Stop condition setup time | 4.0 | | 0.6 | | μs |
| t _{w(STO:STA)} | Stop to Start condition time (bus free) | 4.7 | | 1.3 | | μs |
| C _b | Capacitive load for each bus line | | 400 | | 400 | pF |

Table 45. I²C characteristics

^{1.} Guaranteed by design, not tested in production.

f_{PCLK1} must be at least 2 MHz to achieve standard mode I²C frequencies. It must be at least 4 MHz to
achieve fast mode I²C frequencies. It must be a multiple of 10 MHz to reach the 400 kHz maximum I²C fast
mode clock.

The maximum Data hold time has only to be met if the interface does not stretch the low period of SCL signal.




Figure 16. I²C bus AC waveforms and measurement circuit

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

Table 46. SCL frequency (f_{PCLK1} = 32 MHz, V_{DD} = 3.3 V)⁽¹⁾⁽²⁾

| f (/cU=\ | I2C_CCR value |
|------------------------|-----------------------------|
| f _{SCL} (kHz) | $R_P = 4.7 \text{ k}\Omega$ |
| 400 | 0x801B |
| 300 | 0x8024 |
| 200 | 0x8035 |
| 100 | 0x00A0 |
| 50 | 0x0140 |
| 20 | 0x0320 |

^{1.} R_P = External pull-up resistance, f_{SCL} = I^2C speed.

For speeds around 200 kHz, the tolerance on the achieved speed is of ±5%. For other speed ranges, the
tolerance on the achieved speed is ±2%. These variations depend on the accuracy of the external
components used to design the application.

SPI characteristics

Unless otherwise specified, the parameters given in the following table are derived from tests performed under ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 12*.

Refer to Section 6.3.11: I/O current injection characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 47. SPI characteristics⁽¹⁾

| Symbol | Parameter | Conditions | Min | Max ⁽²⁾ | Unit |
|--|----------------------------------|----------------------------|----------------------|----------------------|------|
| _ | | Master mode | - | 16 | |
| f _{SCK} 1/t _{c(SCK)} | SPI clock frequency | Slave mode | - | 16 | MHz |
| " 'C(SCK) | | Slave transmitter | - | 12 ⁽³⁾ | |
| $\begin{matrix} t_{r(SCK)}^{(2)} \\ t_{f(SCK)}^{(2)} \end{matrix}$ | SPI clock rise and fall time | Capacitive load: C = 30 pF | - | 6 | ns |
| DuCy(SCK) | SPI slave input clock duty cycle | Slave mode | 30 | 70 | % |
| t _{su(NSS)} | NSS setup time | Slave mode | 4t _{HCLK} | - | |
| t _{h(NSS)} | NSS hold time | Slave mode | 2t _{HCLK} | - | |
| t _{w(SCKH)} ⁽²⁾ t _{w(SCKL)} ⁽²⁾ | SCK high and low time | Master mode | t _{SCK} /2- | t _{SCK} /2+ | |
| t _{su(MI)} ⁽²⁾ | Data input setup time | Master mode | 5 | - | |
| t _{su(SI)} ⁽²⁾ | Data input setup time | Slave mode | 6 | - | |
| t _{h(MI)} ⁽²⁾ | Data input hold time | Master mode | 5 | - | ns |
| t _{h(SI)} ⁽²⁾ | Data input hold time | Slave mode | 5 | - | |
| t _{a(SO)} ⁽⁴⁾ | Data output access time | Slave mode | 0 | 3t _{HCLK} | |
| t _{v(SO)} (2) | Data output valid time | Slave mode | - | 33 | |
| t _{v(MO)} ⁽²⁾ | Data output valid time | Master mode | - | 6.5 | |
| t _{h(SO)} ⁽²⁾ | Data output hold time | Slave mode | 17 | - | |
| t _{h(MO)} ⁽²⁾ | Data Output Hold tillle | Master mode | 0.5 | - | |

^{1.} The characteristics above are given for voltage range 1.

^{2.} Based on characterization, not tested in production.

The maximum SPI clock frequency in slave transmitter mode is given for an SPI slave input clock duty cycle (DuCy(SCK)) ranging between 40 to 60%.

^{4.} Min time is for the minimum time to drive the output and max time is for the maximum time to validate the data.





Figure 17. SPI timing diagram - slave mode and CPHA = 0

Figure 18. SPI timing diagram - slave mode and CPHA = $1^{(1)}$



1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.




Figure 19. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

USB characteristics

The USB interface is USB-IF certified (full speed).

Table 48. USB startup time

| Symbol | Parameter | Max | Unit |
|-------------------------------------|------------------------------|-----|------|
| t _{STARTUP} ⁽¹⁾ | USB transceiver startup time | 1 | μs |

1. Guaranteed by design, not tested in production.

| Symbol | Parameter Conditions | | Min. ⁽¹⁾ | Max. ⁽¹⁾ | Unit | |
|--------------------------------|--------------------------------------|--|---------------------|---------------------|------|--|
| Input leve | ls | | | | | |
| V_{DD} | USB operating voltage ⁽²⁾ | | 3.0 | 3.6 | ٧ | |
| V _{DI} ⁽³⁾ | Differential input sensitivity | I(USB_DP, USB_DM) | 0.2 | | | |
| V _{CM} ⁽³⁾ | Differential common mode range | Includes V _{DI} range | 0.8 | 2.5 | V | |
| V _{SE} ⁽³⁾ | Single ended receiver threshold | | 1.3 | 2.0 | | |
| Output levels | | | | | | |
| V _{OL} ⁽⁴⁾ | Static output level low | R_L of 1.5 k Ω to 3.6 $V^{(5)}$ | | 0.3 | V | |
| V _{OH} ⁽⁴⁾ | Static output level high | R_L of 15 k Ω to $V_{SS}^{(5)}$ | 2.8 | 3.6 | ľ | |

Table 49. USB DC electrical characteristics

- 1. All the voltages are measured from the local ground potential.
- To be compliant with the USB 2.0 full speed electrical specification, the USB_DP (D+) pin should be pulled up with a 1.5 k Ω resistor to a 3.0-to-3.6 V voltage range.
- 3. Guaranteed by characterization, not tested in production.
- 4. Tested in production.
- R_L is the load connected on the USB drivers.




Figure 20. USB timings: definition of data signal rise and fall time

Table 50. USB: full speed electrical characteristics

| | Driver characteristics ⁽¹⁾ | | | | | | | | | |
|------------------|---------------------------------------|--------------------------------|-----|-----|------|--|--|--|--|--|
| Symbol | Parameter | Conditions | Min | Max | Unit | | | | | |
| t _r | Rise time ⁽²⁾ | C _L = 50 pF | 4 | 20 | ns | | | | | |
| t _f | Fall Time ⁽²⁾ | C _L = 50 pF | 4 | 20 | ns | | | | | |
| t _{rfm} | Rise/ fall time matching | t _r /t _f | 90 | 110 | % | | | | | |
| V _{CRS} | Output signal crossover voltage | | 1.3 | 2.0 | V | | | | | |

- 1. Guaranteed by design, not tested in production.
- Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).

DocID024295 Rev 1 82/102

6.3.16 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 52* are guaranteed by design.

Table 51. ADC clock frequency

| Symbol | Parameter | | Conditions | Min | Max | Unit |
|------------------|-----------------------|--------------------------------|--------------------------------|-----|-----|------|
| | | Voltage | 2.4 V ≤V _{DDA} ≤3.6 V | | 16 | |
| f _{ADC} | ADC clock range 1 & 2 | 1.8 V ≤V _{DDA} ≤2.4 V | 0.480 | 8 | MHz | |
| riequen | 1 41 1 | | Voltage range 3 | | 4 | |

Table 52. ADC characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|----------------------------------|---|--|--|------|--------------------|--------------------|
| V _{DDA} | Power supply | | 1.8 | | 3.6 | V |
| ı (1) | Current on the V _{DDA} input | Peak | 1400 | 2150 | | |
| I _{VDDA} ⁽¹⁾ | pin | Average | | 1400 | 1900 | μA |
| V _{AIN} | Conversion voltage range | | 0 ⁽²⁾ | | V_{DDA} | V |
| | 12 hit compling rate | Direct channels | 0.03 | | 1 | Mono |
| | 12-bit sampling rate | Multiplexed channels | 0.03 | | 0.76 | Msps |
| | 10 hit compling rate | Direct channels | 0.03 | | 1.07 | Mono |
| f _S | 10-bit sampling rate | Multiplexed channels | 0.03 | | 0.8 | Msps |
| 'S | 0 hit campling rate | Direct channels | 0.03 | | 1.23 | Mono |
| | 8-bit sampling rate | Multiplexed channels | 0.03 | | 0.89 | Msps |
| | 6-bit sampling rate | Direct channels | 0.03 | | 1.45 | Mono |
| | 6-bit sampling rate | Multiplexed channels 0.03 | | 1 | Msps | |
| | Sampling time | Direct channels 2.4 V ≤V _{DDA} ≤3.6 V | 0.25 | | | |
| | | Multiplexed channels 2.4 V ≤V _{DDA} ≤3.6 V | 0.56 | | | |
| t _S | | Direct channels 1.8 V ≤V _{DDA} ≤2.4 V | 0.56 | | | μs |
| | | Multiplexed channels 1.8 V ≤V _{DDA} ≤2.4 V | 1 | | | |
| | | | 4 | | 384 | 1/f _{ADC} |
| | | f _{ADC} = 16 MHz | 1 | | 24.75 | μs |
| t _{CONV} | Total conversion time (including sampling time) | | 4 to 384 (sampling phase) +12 (successive approximation) | | 1/f _{ADC} | |
| | Internal sample and hold | Direct channels | | 10 | | |
| C _{ADC} | capacitor | Multiplexed channels | | 16 | | - pF |

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-------------------|------------------------------|---------------------------|-----|-----|---------|--------------------|
| f _{TRIG} | External trigger frequency | 12-bit conversions | | | Tconv+1 | 1/f _{ADC} |
| TRIG | Regular sequencer | 6/8/10-bit conversions | | | Tconv | 1/f _{ADC} |
| f _{TRIG} | External trigger frequency | 12-bit conversions | | | Tconv+2 | 1/f _{ADC} |
| TRIG | Injected sequencer | 6/8/10-bit conversions | | | Tconv+1 | 1/f _{ADC} |
| R _{AIN} | External input impedance | | | | 50 | kΩ |
| t _{lat} | Injection trigger conversion | f _{ADC} = 16 MHz | 219 | | 281 | ns |
| Yat | latency | | 3.5 | | 4.5 | 1/f _{ADC} |
| t _{latr} | Regular trigger conversion | f _{ADC} = 16 MHz | 156 | | 219 | ns |
| чatr | latency | | 2.5 | | 3.5 | 1/f _{ADC} |
| t _{STAB} | Power-up time | | | | 3.5 | μs |

Table 52. ADC characteristics (continued)

- 1. The current consumption through VDDA is composed of two parameters:
 - one constant (max 1300 μA)
 - one variable (max 400 μA), only during sampling time + 2 first conversion pulses.

So, peak consumption is 1300+400 = 1700 μA and average consumption is 1300 + [(4 sampling + 2) /16] x 400 = 1450 μA at 1Msps

2. V_{SSA} must be tied to ground.

Table 53. ADC accuracy⁽¹⁾⁽²⁾

| Symbol | Parameter | Test conditions | Min ⁽³⁾ | Тур | Max ⁽³⁾ | Unit |
|--------|--------------------------------------|--|--------------------|-----|--------------------|------|
| ET | Total unadjusted error | | - | 2 | 4 | |
| EO | Offset error | 2.4 V ≤V _{DDA} ≤ 3.6 V | - | 1 | 2 | |
| EG | Gain error | f_{ADC} = 8 MHz, R_{AIN} = 50 Ω | - | 1.5 | 3.5 | LSB |
| ED | Differential linearity error | $T_A = -40 \text{ to } 85 ^{\circ}\text{C}$ | - | 1 | 2 | |
| EL | Integral linearity error | | - | 1.7 | 3 | |
| ENOB | Effective number of bits | | 9.2 | 10 | - | bits |
| SINAD | Signal-to-noise and distorsion ratio | 2.4 V \leq V _{DDA} \leq 3.6 V f _{ADC} = 16 MHz, R _{AIN} = 50 Ω | 57.5 | 62 | - | |
| SNR | Signal-to-noise ratio | $T_A = -40 \text{ to } 85 ^{\circ}\text{C}$ 1 kHz $\leq F_{\text{input}} \leq 100 \text{ kHz}$ | 57.5 | 62 | - | dB |
| THD | Total harmonic distorsion | · · · · · = - · iiiput = · · · · · · · · · | -74 | -75 | - | |
| ET | Total unadjusted error | | | 2 | 3 | |
| EO | Offset error | 1.8 V \leq V _{DDA} \leq 2.4 V f _{ADC} = 4 MHz, R _{AIN} = 50 Ω | | 1 | 1.5 | |
| EG | Gain error | | | 1.5 | 2 | LSB |
| ED | Differential linearity error | $T_A = -40 \text{ to } 85 ^{\circ}\text{C}$ | | 1 | 2 |] |
| EL | Integral linearity error | | | 1 | 1.5 | |

^{1.} ADC DC accuracy values are measured after internal calibration.

- ADC accuracy vs. negative injection current: Injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents. Any positive injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in Section 6.3.11 does not affect the ADC
- 3. Based on characterization, not tested in production.





Figure 21. ADC accuracy characteristics





- Refer to Table 54: RAIN max for fADC = 16 MHz for the value of RAIN and Table 52: ADC characteristics for the value of CADC
- $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high $C_{parasitic}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.




Figure 23. Maximum dynamic current consumption on V_{DDA} supply pin during ADC conversion

Table 54. R_{AIN} max for f_{ADC} = 16 $MHz^{(1)}$

| | | R _{AIN} max (kohm) | | | | | | |
|----------------|------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|--|--|--|
| Ts (cycles) | Ts (µs) | Multiplexe | d channels | Direct channels | | | | |
| | ., | 2.4 V < V _{DDA} < 3.6 V | 1.8 V < V _{DDA} < 2.4 V | 2.4 V < V _{DDA} < 3.3 V | 1.8 V < V _{DDA} < 2.4 V | | | |
| 4 | 0.25 | Not allowed | Not allowed | 0.7 | Not allowed | | | |
| 9 | 0.5625 | 0.8 | Not allowed | 2.0 | 1.0 | | | |
| 16 | 1 | 2.0 | 0.8 | 4.0 | 3.0 | | | |
| 24 | 1.5 | 3.0 | 1.8 | 6.0 | 4.5 | | | |
| 48 | 3 | 6.8 | 4.0 | 15.0 | 10.0 | | | |
| 96 | 6 | 15.0 | 10.0 | 30.0 | 20.0 | | | |
| 192 | 12 | 32.0 | 25.0 | 50.0 | 40.0 | | | |
| 384 | 24 | 50.0 | 50.0 | 50.0 | 50.0 | | | |

^{1.} Guaranteed by design, not tested in production.

General PCB design guidelines

Power supply decoupling should be performed as shown in the following figure The 10 nF capacitors should be ceramic (good quality). They should be placed as close as possible to the chip.




Figure 24. Power supply and reference decoupling

6.3.17 DAC electrical specifications

Data guaranteed by design, not tested in production, unless otherwise specified.

Table 55. DAC characteristics


| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---------------------------------|--|--|-----|------|-------------------------|----------|
| V_{DDA} | Analog supply voltage | | 1.8 | | 3.6 | V |
| (4) | Current consumption on | No load, middle code (0x800) | | 350 | 540 | μA |
| I _{DDA} ⁽¹⁾ | V_{DDA} supply $V_{DDA} = 3.3 \text{ V}$ | No load, worst code (0xF1C) | | 540 | 870 | μA |
| R _L ⁽²⁾ | Resistive load | DAC output buffer ON | 5 | | | kΩ |
| C _L ⁽²⁾ | Capacitive load | DAC datput buller ON | | | 50 | pF |
| R _O | Output impedance | DAC output buffer OFF | 6 | 8 | 10 | kΩ |
| V | Voltage on DAC_OUT | DAC output buffer ON | 0.2 | | V _{DDA} – 0.2 | V |
| V _{DAC_OUT} | output | DAC output buffer OFF | 0.5 | | V _{DDA} – 1LSB | mV |
| DNL ⁽¹⁾ | Differential non linearity ⁽³⁾ | $C_L \le 50$ pF, $R_L \ge 5$ k Ω DAC output buffer ON | | 1.5 | 3 | |
| DIVL. | | No R_{LOAD} , $C_L \le 50 pF$ DAC output buffer OFF | | 1.5 | 3 | |
| INL ⁽¹⁾ | Integral pen linearity(4) | $C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$ DAC output buffer ON | | 2 | 4 | |
| IINL Y | Integral non linearity ⁽⁴⁾ | No R_{LOAD} , $C_L \le 50 pF$ DAC output buffer OFF | | 2 | 4 | LSB |
| Offset ⁽¹⁾ | Offset error at code 0x800 | $C_L \le 50$ pF, $R_L \ge 5$ k Ω DAC output buffer ON | | ±10 | ±25 | |
| Ouser, , | (5) | No R_{LOAD} , $C_L \le 50$ pF DAC output buffer OFF | | ±5 | ±8 | |
| Offset1 ⁽¹⁾ | Offset error at code 0x001 ⁽⁶⁾ | No R_{LOAD} , $C_L \le 50 pF$ DAC output buffer OFF | | ±1.5 | ±5 | |
| dOffset/dT ⁽¹⁾ | Offset error temperature | V _{DDA} = 3.3V T _A = 0 to 50 ° C DAC output buffer OFF | -20 | -10 | 0 | μV/°C |
| uolisevu I 🦙 | coefficient (code 0x800) | $V_{DDA} = 3.3V$ $T_A = 0$ to 50 ° C DAC output buffer ON | 0 | 20 | 50 | μν/ Ο |

Table 55. DAC characteristics (continued)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---|--|--|-----|--------------|--------------|---------|
| Gain ⁽¹⁾ | Gain error ⁽⁷⁾ | $C_L \le 50$ pF, $R_L \ge 5 \text{ k}\Omega$ DAC output buffer ON | | +0.1 / -0.2% | +0.2 / -0.5% | % |
| Gain | Gain enor 7 | No R_{LOAD} , $C_{L} \le 50 pF$ DAC output buffer OFF | | +0 / -0.2% | +0 / -0.4% | 70 |
| dGain/dT ⁽¹⁾ | Gain error temperature | $V_{DDA} = 3.3V$ $T_A = 0$ to 50 ° C DAC output buffer OFF | -10 | -2 | 0 | u\//°C |
| uGaiii/uT v | coefficient | $V_{DDA} = 3.3V$ $T_A = 0$ to 50 ° C DAC output buffer ON | -40 | -8 | 0 | – μV/°C |
| TUE ⁽¹⁾ | (1) | $C_L \le 50$ pF, $R_L \ge 5 \text{ k}\Omega$ DAC output buffer ON | | 12 | 30 | LSB |
| TOE (| Total unadjusted error | No R_{LOAD} , $C_{L} \le 50 pF$ DAC output buffer OFF | | 8 | 12 | LSB |
| ^t SETTLING | Settling time (full scale: for a 12-bit code transition between the lowest and the highest input codes till DAC_OUT reaches final value ±1LSB | $C_L \le 50$ pF, $R_L \ge 5$ k Ω | | 7 | 12 | μs |
| Update rate | Max frequency for a correct DAC_OUT change (95% of final value) with 1 LSB variation in the input code | $C_L \le 50$ pF, $R_L \ge 5$ k Ω | | | 1 | Msps |
| Wakeup time from off state (setting the ENx bit in the DAC Control register) ⁽⁸⁾ | | $C_L \le 50$ pF, $R_L \ge 5 \text{ k}\Omega$ | | 9 | 15 | μs |
| PSRR+ | V _{DDA} supply rejection ratio (static DC measurement) | $C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$ | | -60 | -35 | dB |

- 1. Data based on characterization results.
- 2. Connected between DAC_OUT and V_{SSA}.
- 3. Difference between two consecutive codes 1 LSB.
- 4. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.
- 5. Difference between the value measured at Code (0x800) and the ideal value = $V_{DDA}/2$.
- 6. Difference between the value measured at Code (0x001) and the ideal value.
- 7. Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFF when buffer is OFF, and from code giving 0.2 V and $(V_{DDA} 0.2)$ V when buffer is ON.
- 8. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).

Figure 25. 12-bit buffered /non-buffered DAC



1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

6.3.18 Comparator

Table 56. Comparator 1

| Symbol | Parameter | Conditions | Min ⁽¹⁾ | Тур | Max ⁽¹⁾ | Unit |
|--------------------------|--|---|--------------------|-----|--------------------|-----------|
| V_{DDA} | Analog supply voltage | | 1.8 | | 3.6 | V |
| R _{400K} | R _{400K} value | | | 400 | | kΩ |
| R _{10K} | R _{10K} value | | | 10 | | K22 |
| V _{IN} | Comparator 1 input voltage range | | 0.6 | | V_{DDA} | V |
| t _{START} | Comparator startup time | | | 7 | 10 | ue |
| td | Propagation delay ⁽²⁾ | | | 3 | 10 | μs |
| Voffset | Comparator offset | | | ±3 | ±10 | mV |
| d _{Voffset} /dt | Comparator offset variation in worst voltage stress conditions | $V_{DDA} = 3.6 V$ $V_{IN+} = 0 V$ $V_{IN-} = V_{REFINT}$ $T_{A} = 25 ° C$ | 0 | 1.5 | 10 | mV/1000 h |
| I _{COMP1} | Current consumption ⁽³⁾ | | | 160 | 260 | nA |

^{1.} Based on characterization, not tested in production.

^{2.} The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

^{3.} Comparator consumption only. Internal reference voltage not included.

Table 57. Comparator 2 characteristics

| Table 07. Comparator 2 characteristics | | | | | | | |
|--|---|---|-----|------------|--------------------|------------|--|
| Symbol | Parameter | Conditions | Min | Тур | Max ⁽¹⁾ | Unit | |
| V_{DDA} | Analog supply voltage | | 1.8 | | 3.6 | V | |
| V _{IN} | Comparator 2 input voltage range | | 0 | | V_{DDA} | V | |
| | Comparator startup time | Fast mode | | 15 | 20 | | |
| t _{START} | Comparator startup time | Slow mode | | 20 | 25 | | |
| | Propagation delay ⁽²⁾ in slow mode | 1.8 V ≤V _{DDA} ≤2.7 V | | 1.8 | 3.5 | | |
| t _{d slow} | Propagation delay. 7 in Slow mode | 2.7 V ≤V _{DDA} ≤3.6 V | | 2.5 | 6 | μs | |
| 4 | Propagation delay ⁽²⁾ in fast mode | 1.8 V ≤V _{DDA} ≤2.7 V | | 0.8 | 2 | | |
| t _{d fast} | Propagation delay in last mode | 2.7 V ≤V _{DDA} ≤3.6 V | | 1.2 | 4 | | |
| V _{offset} | Comparator offset error | | | <u>±</u> 4 | ±20 | mV | |
| dThreshold/ dt | Threshold voltage temperature coefficient | $\begin{aligned} &V_{DDA} = 3.3V \\ &T_A = 0 \text{ to } 50 ^{\circ}\text{C} \\ &V = V_{REFINT}, 3/4 \\ &V_{REF+}, \\ &1/2 V_{REFINT}, 1/4 \\ &V_{REFINT} \end{aligned}$ | | 15 | 30 | ppm /°C | |
| I | Current consumption ⁽³⁾ | Fast mode | | 3.5 | 5 | | |
| I _{COMP2} | Current consumption ?? | Slow mode | | 0.5 | 2 | μA | |

^{1.} Based on characterization, not tested in production.

^{2.} The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

Comparator consumption only. Internal reference voltage (necessary for comparator operation) is not included.

6.3.19 LCD controller

The STM32L100xx embeds a built-in step-up converter to provide a constant LCD reference voltage independently from the V_{DD} voltage. An external capacitor C_{ext} must be connected to the V_{LCD} pin to decouple this converter.

Table 58. LCD controller characteristics

| Symbol | Parameter | Min | Тур | Max | Unit |
|----------------------------------|---|------|----------------------|-----------|------|
| V_{LCD} | LCD external voltage | | | 3.6 | |
| V _{LCD0} | LCD internal reference voltage 0 | | 2.6 | | |
| V _{LCD1} | LCD internal reference voltage 1 | | 2.73 | | |
| V _{LCD2} | LCD internal reference voltage 2 | | 2.86 | | |
| V _{LCD3} | LCD internal reference voltage 3 | | 2.98 | | V |
| V _{LCD4} | LCD internal reference voltage 4 | | 3.12 | | |
| V _{LCD5} | LCD internal reference voltage 5 | | 3.26 | | |
| V _{LCD6} | LCD internal reference voltage 6 | | 3.4 | | |
| V _{LCD7} | LCD internal reference voltage 7 | | 3.55 | | |
| C _{ext} | V _{LCD} external capacitance | 0.1 | | 2 | μF |
| ı (1) | Supply current at V _{DD} = 2.2 V | | 3.3 | | |
| I _{LCD} ⁽¹⁾ | Supply current at V _{DD} = 3.0 V | | 3.1 | | μA |
| R _{Htot} ⁽²⁾ | Low drive resistive network overall value | 5.28 | 6.6 | 7.92 | МΩ |
| R _L ⁽²⁾ | High drive resistive network total value | 192 | 240 | 288 | kΩ |
| V ₄₄ | Segment/Common highest level voltage | | | V_{LCD} | V |
| V ₃₄ | Segment/Common 3/4 level voltage | | 3/4 V _{LCD} | | |
| V ₂₃ | Segment/Common 2/3 level voltage | | 2/3 V _{LCD} | | 1 |
| V ₁₂ | Segment/Common 1/2 level voltage | | 1/2 V _{LCD} | | V |
| V ₁₃ | Segment/Common 1/3 level voltage | | 1/3 V _{LCD} | |] |
| V ₁₄ | Segment/Common 1/4 level voltage | | 1/4 V _{LCD} | | 1 |
| V ₀ | Segment/Common lowest level voltage | 0 | | | |
| ΔVxx ⁽³⁾ | Segment/Common level voltage error T _A = -40 to 85 ° C | | | ± 50 | mV |

LCD enabled with 3 V internal step-up active, 1/8 duty, 1/4 bias, division ratio= 64, all pixels active, no LCD connected

^{2.} Guaranteed by design, not tested in production.

^{3.} Based on characterization, not tested in production.

7 Package characteristics

7.1 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.




Figure 26. LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 59. LQFP64, 10 x 10 mm 64-pin low-profile quad flat package mechanical data

| Symbol | | millimeters | | inches ⁽¹⁾ | | | |
|--------|--------|-------------|--------|-----------------------|--------|--------|--|
| Symbol | Min | Тур | Max | Min | Тур | Max | |
| Α | | | 1.600 | | | 0.0630 | |
| A1 | | 0.050 | 0.150 | | 0.0020 | 0.0059 | |
| A2 | 1.400 | 1.350 | 1.450 | 0.0551 | 0.0531 | 0.0571 | |
| b | 0.220 | 0.170 | 0.270 | 0.0087 | 0.0067 | 0.0106 | |
| С | | 0.090 | 0.200 | | 0.0035 | 0.0079 | |
| D | 12.000 | 11.800 | 12.200 | 0.4724 | 0.4646 | 0.4803 | |
| D1 | 10.000 | 9.800 | 10.200 | 0.3937 | 0.3858 | 0.4016 | |
| D3 | 7.500 | | | 0.2953 | | | |
| E | 12.000 | 11.800 | 12.200 | 0.4724 | 0.4646 | 0.4803 | |
| E1 | 10.000 | 9.800 | 10.200 | 0.3937 | 0.3858 | 0.4016 | |
| E3 | 7.500 | | | 0.2953 | | | |
| е | 0.500 | | | 0.0197 | | | |
| L | 0.600 | 0.450 | 0.750 | 0.0236 | 0.0177 | 0.0295 | |
| L1 | 1.000 | | | 0.0394 | | | |
| ccc | | | 0.080 | | | 0.0031 | |
| K | 3.5 | 0.0 | 7.0 | 3.5 | 0.0 | 7.0 | |

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 27. Recommended footprint

48

0,3

12.7

10.3

10.3

11.2

12.7

12.7

12.7

12.7

13.3

14.909

1. Dimensions are in millimeters.




Figure 28. UFQFPN48 7 x 7 mm, 0.5 mm pitch, package outline

- 1. Drawing is not to scale.
- 1. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.

inches⁽¹⁾ millimeters **Symbol** Min Min Тур Max Тур Max 0.0217 0.0236 0.500 0.550 0.600 0.0197 Α1 0.050 0.0000 0.0020 0.000 0.020 0.0008 D 6.900 7.000 7.100 0.2717 0.2756 0.2795 Ε 6.900 7.000 7.100 0.2717 0.2756 0.2795 L 0.300 0.400 0.500 0.0118 0.0157 0.0197 Т 0.152 0.0060 b 0.250 0.200 0.300 0.0079 0.0098 0.0118 0.500 е 0.0197

Table 60. UFQFPN48 7 x 7 mm, 0.5 mm pitch, package mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 29. Recommended footprint

- 1. Dimensions are in millimeters.
- 1. Drawing is not to scale.

7.2 Thermal characteristics

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:


$$P_{I/O} \max = \sum (V_{OL} \times I_{OL}) + \sum ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Table 61. Thermal characteristics

| Symbol | Parameter | Value | Unit |
|-------------------|--|-------|------|
| 0 | Thermal resistance junction-ambient LQFP64 - 10 x 10 mm / 0.5 mm pitch | 45 | °C/W |
| $\Theta_{\sf JA}$ | Thermal resistance junction-ambient UFQFPN48 - 7 x 7 mm / 0.5 mm pitch | 16 | C/VV |

Figure 30. Thermal resistance




7.2.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

8 Ordering information scheme

Table 62. Ordering information scheme



For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

9 Revision history

Table 63. Document revision history

| Date | Revision | Changes |
|-------------|----------|------------------|
| 21-Feb-2013 | 1 | Initial release. |

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

