Features

- High-performance, Low-power AVR[®] 8-bit Microcontroller
- Advanced RISC Architecture
 - 133 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers + Peripheral Control Registers
 - Fully Static Operation
 - Up to 16 MIPS Throughput at 16 MHz
 - On-chip 2-cycle Multiplier
- Nonvolatile Program and Data Memories
 - 128K Bytes of In-System Reprogrammable Flash Endurance: 1,000 Write/Erase Cycles
 - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation
 - 4K Bytes EEPROM
 - Endurance: 100,000 Write/Erase Cycles
 - 4K Bytes Internal SRAM
 - Up to 64K Bytes Optional External Memory Space
 - Programming Lock for Software Security
 - SPI Interface for In-System Programming
- JTAG (IEEE std. 1149.1 Compliant) Interface
 - Boundary-scan Capabilities According to the JTAG Standard
 - Extensive On-chip Debug Support
 - Programming of Flash, EEPROM, Fuses and Lock Bits through the JTAG Interface
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
 - Two Expanded 16-bit Timer/Counters with Separate Prescaler, Compare Mode and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Two 8-bit PWM Channels
 - 6 PWM Channels with Programmable Resolution from 1 to 16 Bits
 - 8-channel, 10-bit ADC
 - 8 Single-ended Channels
 - 7 Differential Channels
 - 2 Differential Channels with Programmable Gain (1x, 10x, 200x)
 - Byte-oriented 2-wire Serial Interface
 - Dual Programmable Serial USARTs
 - Master/Slave SPI Serial Interface
 - Programmable Watchdog Timer with On-chip Oscillator
 - On-chip Analog Comparator
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated RC Oscillator
 - External and Internal Interrupt Sources
 - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby and Extended Standby
 - Software Selectable Clock Frequency
 - ATmega103 Compatibility Mode Selected by a Fuse
 - Global Pull-up Disable
- I/O and Packages
 - 53 Programmable I/O Lines
 - 64-lead TQFP
- Operating Voltages
 - 2.7 5.5V (ATmega128L)
 - 4.5 5.5V (ATmega128)
- Speed Grades
 - 0 8 MHz (ATmega128L)
 - 0 16 MHz (ATmega128)



Note: This is a summary document. A complete document is available on our web site at *www.atmel.com*.

Rev. 2467AS-08/01



8-bit **AVR**[®] Microcontroller with 128K Bytes In-System Programmable Flash

ATmega128 ATmega128L


Preliminary

Summary



Pin Configurations

Figure 1. Pinout ATmega128




Overview

The ATmega128 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega128 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

Block Diagram

Figure 2. Block Diagram







The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega128 provides the following features: 128K bytes of In-System Programmable Flash with Read-While-Write capabilities, 4K bytes EEPROM, 4K bytes SRAM, 53 general-purpose I/O lines, 32 general purpose working registers, Real Time Counter (RTC), four flexible timer/counters with compare modes and PWM, 2 USARTs, a byte oriented 2-wire Serial Interface, an 8-channel, 10-bit ADC with optional differential input stage with programmable gain, programmable Watchdog Timer with internal oscillator, an SPI serial port, IEEE std. 1149.1 compliant JTAG test interface, also used for accessing the On-chip Debug system and programming and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, timer/counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction Mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption. In Extended Standby mode, both the main oscillator and the asynchronous timer continue to run.

The device is manufactured using Atmel's high-density nonvolatile memory technology. The on-chip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an on-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega128 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega128 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

The ATmega128 is a highly complex microcontroller where the number of I/O locations supersedes the 64 I/O location reserved in the AVR instruction set. To ensure backward compatibility with the ATmega103, all I/O locations present in ATmega103 have the same location in ATmega128. Most additional I/O locations are added in an Extended I/O space starting from \$60 to \$FF, (i.e., in the ATmega103 internal RAM space). These location can be reached by using LD/LDS/LDD and ST/STS/STD instruction only, not by using IN and OUT instruction. The relocation of the internal RAM space may still be a problem for ATmega103 users. Also, the increased number of interrupt vectors might be a problem if the code uses absolute addresses. To solve these problems, an ATmega103 compatibility mode can be selected by programming the fuse M103C. In this mode, none of the functions in the Extended I/O space are in use, so the internal RAM is located as in ATmega103. Also, the extended interrupt vectors are removed.

ATmega103 and ATmega128 Compatibility

	The ATmega128 is 100% pin compatible with ATmega103, and can replace the ATmega103 on current Printed Circuit Boards. The application note "Replacing ATmega103 by ATmega128" describes what the user should be aware of replacing the ATmega103 by an ATmega128.					
ATmega103 Compatibility Mode	By programming the M103C fuse, the ATmega128 will be compatible with the ATmega103 regards to RAM, I/O pins and interrupt vectors as described above. How- ever, some new features in ATmega128 are not available in this compatibility mode, these features are listed below:					
	 One USART instead of two, asynchronous mode only. Only the 8 least significant bits of the Baud Rate Register is available. 					
	 One 16 bits Timer/Counter with 2 compare registers instead of two 16-bit Timer/Counters with 3 compare registers. 					
	2-wire serial interface is not supported.					
	• Port G serves alternate functions only (not a general I/O port).					
	 Port F serves as digital input only in addition to analog input to the ADC. 					
	Boot Loader capabilities is not supported.					
	 It is not possible to adjust the frequency of the internal calibrated RC oscillator. 					
	 The External Memory Interface can not release any Address pins for general I/O, neither configure different wait-states to different External Memory Address sections. 					
Pin Descriptions						
VCC	Digital supply voltage.					
GND	Ground.					
Port A (PA7PA0)	Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.					
	Port A also serves the functions of various special features of the ATmega128 as listed on page 68.					
Port B (PB7PB0)	Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.					
	Port B also serves the functions of various special features of the ATmega128 as listed on page 69.					
Port C (PC7PC0)	Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.					



	Port C also serves the functions of special features of the ATmega128 as listed on page 72. In ATmega103 compatibility mode, Port C is output only, and the port C pins are not tri-stated when a reset condition becomes active.
Port D (PD7PD0)	Port D is an 8-bit bidirectional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.
	Port D also serves the functions of various special features of the ATmega128 as listed on page 73.
Port E (PE7PE0)	Port E is an 8-bit bidirectional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.
	Port E also serves the functions of various special features of the ATmega128 as listed on page 76.
Port F (PF7PF0)	Port F serves as the analog inputs to the A/D Converter.
Port F (PF7PF0)	Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port F output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resis- tors on pins PF7(TDI), PF5(TMS) and PF4(TCK) will be activated even if a reset occurs.
	Port F also serves the functions of the JTAG interface.
	In ATmega103 compatibility mode, Port F is an input Port only.
Port G (PG4PG0)	Port G is a 5-bit bidirectional I/O port with internal pull-up resistors (selected for each bit). The Port G output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port G pins that are externally pulled low will source current if the pull-up resistors are activated. The Port G pins are tri-stated when a reset condition becomes active, even if the clock is not running.
	Port G also serves the functions of various special features.
	The port G pins are tri-stated when a reset condition becomes active, even if the clock is not running.
	In ATmega103 compatibility mode, these pins only serves as strobes signals to the external memory as well as input to the 32 kHz oscillator, and the pins are initialized to $PG0 = 1$, $PG1 = 1$, and $PG2 = 0$ asynchronously when a reset condition becomes active, even if the clock is not running. PG3 and PG4 are oscillator pins.
RESET	Reset input. A low level on this pin for longer than the minimum pulse length will gener- ate a reset, even if the clock is not running. The minimum pulse length is given in Table 19 on page 46. Shorter pulses are not guaranteed to generate a reset.
XTAL1	Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

XTAL2 Output from the inverting oscillator amplifier.

- AVCC This is the supply voltage pin for Port F and the A/D Converter. It should be externally connected to VCC, even if the ADC is not used. If the ADC is used, it should be connected to VCC through a low-pass filter.
- **AREF** This is the analog reference pin for the A/D Converter.
- **PEN** This is a programming enable pin for the serial programming mode. By holding this pin low during a power-on reset, the device will enter the serial programming mode. PEN has no function during normal operation.





Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(\$FF)	Reserved	-	-	-	-	-	-	-	-	
	Reserved	-	-	-	-	-	-	-	-	
(\$9E)	Reserved	-	-	-	-	-	-	-	-	
(\$9D)	UCSR1C	-	UMSEL1	UPM11	UPM10	USBS1	UCSZ11	UCSZ10	UCPOL1	185
(\$9C)	UDR1	USART1 I/O E		1	1	1	1	1		182
(\$9B)	UCSR1A	RXC1	TXC1	UDRE1	FE1	DOR1	UPE1	U2X1	MPCM1	183
(\$9A)	UCSR1B	RXCIE1	TXCIE1	UDRIE1	RXEN1	TXEN1	UCSZ12	RXB81	TXB81	184
(\$99) (\$98)	UBRR1L UBRR1H	USARI1 Baud	d Rate Register Lo	ow.		LICART1 Roud	Rate Register Hi	ab		186 186
(\$98) (\$97)	Reserved	-	-	-	-	-		-	-	160
(\$96)	Reserved	-	-	-	-	-	-	-	_	
(\$95)	UCSR0C	-	UMSEL0	UPM01	UPM00	USBS0	UCSZ01	UCSZ00	UCPOL0	185
(\$94)	Reserved	-	-	-	-	-	-	-	-	
(\$93)	Reserved	-	-	-	-	-	-	-	-	
(\$92)	Reserved	-	-	-	-	-	-	-	-	
(\$91)	Reserved	-	-	-	-	-	-	-	-	
(\$90)	UBRR0H	-	-	-	-	USART0 Baud	Rate Register Hi	gh		186
(\$8F)	Reserved	-	-	-	-	-	-	-	-	
(\$8E)	Reserved	-	-	-	-	-	-	-	-	
(\$8D)	Reserved	-	-	-	-	-	-	-	-	
(\$8C)	TCCR3C	FOC3A	FOC3B	FOC3C	-	-	-	-	-	132
(\$8B)	TCCR3A	COM3A1	COM3A0	COM3B1	COM3B0	COM3C1	COM3C0	WGM31	WGM30	127
(\$8A)	TCCR3B	ICNC3	ICES3	-	WGM33	WGM32	CS32	CS31	CS30	130 132
(\$89)	TCNT3H		r3 - Counter Regis	* *						
(\$88) (\$87)	TCNT3L OCR3AH		r3 - Counter Regis r3 - Output Compa		ab Ruto					132 133
(\$86)	OCR3AL		r3 - Output Compa							133
(\$85)	OCR3BH		r3 - Output Comp	-						133
(\$84)	OCR3BL		r3 - Output Comp							133
(\$83)	OCR3CH		r3 - Output Comp	*						133
(\$82)	OCR3CL		r3 - Output Comp	-						133
(\$81)	ICR3H		r3 - Input Capture							134
(\$80)	ICR3L	Timer/Counter	r3 - Input Capture	Register Low Byt	te					134
(\$7F)	Reserved	-	-	-	-	-	-	-	-	
(\$7E)	Reserved	-	-	-	-	-	-	-	-	
(\$7D)	ETIMSK	-	-	TICIE3	OCIE3A	OCIE3B	TOIE3	OCIE3C	OCIE1C	135
(\$7C)	ETIFR	-	-	ICF3	OCF3A	OCF3B	TOV3	OCF3C	OCF1C	136
(\$7B)	Reserved	-	-	-	-	-	-	-	-	
(\$7A)	TCCR1C	FOC1A	FOC1B	FOC1C	-	-	-	-	-	131
(\$79)	OCR1CH		r1 - Output Comp							133
(\$78) (\$77)	OCR1CL Reserved	Timer/Counter	r1 - Output Compa	are Register C Lo	w Byte	-	-	-	-	133
(\$76)	Reserved	-	-	-	-	-	-	-	-	
(\$75)	Reserved	-	-	-	-	-	-	-	-	
(\$74)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE	198
(\$73)	TWDR		Interface Data Re							199
(\$72)	TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	200
(\$671	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWPS1	TWPS0	199
(\$70)	TWBR		nterface Bit Rate	Register	•	•		·	·	197
(\$6F)	OSCCAL	Oscillator Cali	bration Register							38
(\$6E)	Reserved	-	-	-	-	-	-	-	-	
(\$6D)	XMCRA	-	SRL2	SRL1	SRL0	SRW01	SRW00	SRW11		29
(\$6C)	XMCRB	XMBK	-	-	-	-	XMM2	XMM1	XMM0	31
(\$6B)	Reserved	-	-	-	-	-	-	-	-	
(\$6A)	EICRA	ISC31	ISC30	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00	84
(\$69)	Reserved	-	-	-	-	-	-	-	-	
(\$68)	SPMCSR	SPMIE	RWWSB	-	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	270
(\$67)	Reserved	-	-	-	-	-	-	-	-	
(\$66)	Reserved	-	-	-	-	-	-	-	-	
(\$65)	PORTG	-	-	-	PORTG4	PORTG3	PORTG2	PORTG1	PORTG0	83
(\$64)	DDRG	-	-	-	DDG4	DDG3	DDG2	DDG1	DDG0	83
(\$63)	PING	-	- PORTER	-	PING4	PING3	PING2	PING1	PING0	83
(\$62)	PORTF	PORTF7	PORTF6	PORTF5	PORTF4	PORTF3	PORTF2	PORTF1	PORTF0	83

Register Summary (Continued)

										_
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(\$61)	DDRF	DDF7	DDF6	DDF5	DDF4	DDF3	DDF2	DDF1	DDF0	83
(\$60)	Reserved	-	-	-	-	-	-	-	-	
\$3F (\$5F)	SREG	I	Т	Н	S	V	N	Z	С	9
\$3E (\$5E)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	12
\$3D (\$5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	12
\$3C (\$5C)	XDIV	XDIVEN	XDIV6	XDIV5	XDIV4	XDIV3	XDIV2	XDIV1	XDIV0	39 12
\$3B (\$5B)	RAMPZ	- ISC71	-	-	-	-	-	-	RAMPZ0	
\$3A (\$5A) \$39 (\$59)	EICRB EIMSK	INT7	ISC70 INT6	ISC61 INT5	ISC60 INT4	ISC51 INT3	ISC50 INT2	ISC41 INT1	ISC40 INT0	85 86
\$38 (\$58)	EIFR	INTF7	INTF6	INTF5	INTF4	INTF3	INTE	INTF1	INTFO	86
\$37 (\$57)	TIMSK	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	OCIE0	TOIE0	103, 134, 153
\$36 (\$56)	TIFR	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	OCF0	TOV0	103, 136, 154
\$35 (\$55)	MCUCR	SRE	SRW10	SE	SM1	SM0	SM2	IVSEL	IVCE	29, 41, 58
\$34 (\$54)	MCUCSR	JTD	-	-	JTRF	WDRF	BORF	EXTRF	PORF	49, 246
\$33 (\$53)	TCCR0	FOC0	WGM00	COM01	COM00	WGM01	CS02	CS01	CS00	98
\$32 (\$52)	TCNT0	Timer/Counte	er0 (8 Bit)							100
\$31 (\$51)	OCR0	Timer/Counte	r0 Output Compa	re Register						100
\$30 (\$50)	ASSR	-	-	-	-	AS0	TCN0UB	OCR0UB	TCR0UB	101
\$2F (\$4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	COM1C1	COM1C0	WGM11	WGM10	127
\$2E (\$4E)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	130
\$2D (\$4D)	TCNT1H		r1 - Counter Regis							132
\$2C (\$4C)	TCNT1L	Timer/Counter	r1 - Counter Regis	ster Low Byte						132
\$2B (\$4B)	OCR1AH			are Register A Hig						133
\$2A (\$4A)	OCR1AL			are Register A Low	,					133
\$29 (\$49)	OCR1BH			are Register B Hig						133
\$28 (\$48)	OCR1BL			are Register B Low	,					133
\$27 (\$47)	ICR1H			Register High Byte						134
\$26 (\$46)	ICR1L			Register Low Byte						134
\$25 (\$45)	TCCR2	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	151
\$24 (\$44)	TCNT2	Timer/Counter		o Decister						153
\$23 (\$43)	OCR2	IDRD/	r2 Output Compai			1			1	153
\$22 (\$42)	OCDR	OCDR7	OCDR6	OCDR5	OCDR4	OCDR3	OCDR2	OCDR1	OCDR0	242
\$21 (\$41)	WDTCR	-	-	-	WDCE	WDE	WDP2	WDP1	WDP0	51
\$20 (\$40)	SFIOR	TSM	-	-	ADHSM	ACME	PUD	PSR0	PSR321	67, 104, 139, 237
\$1F (\$3F)	EEARH	-	-	-	-		EEPROM Addr	ess Register High		19
\$1E (\$3E)	EEARL		Iress Register Lov	v Byte						19
\$1D (\$3D)	EEDR	EEPROM Data	a Register							20
\$1C (\$3C)	EECR	-	-	-	-	EERIE	EEMWE	EEWE	EERE	20
\$1B (\$3B)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	81
\$1A (\$3A)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	81
\$19 (\$39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	81
\$18 (\$38) \$17 (\$37)	PORTB DDRB	PORTB7 DDB7	PORTB6 DDB6	PORTB5 DDB5	PORTB4 DDB4	PORTB3 DDB3	PORTB2 DDB2	PORTB1 DDB1	PORTB0 DDB0	81 81
\$17 (\$37) \$16 (\$36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	81
\$15 (\$35)	PIND	PIND7 PORTC7	PIND6 PORTC6	PINDS PORTC5	PINB4 PORTC4	PIND3 PORTC3	PINB2 PORTC2	PINBT PORTC1	PINBU PORTC0	82
\$14 (\$34)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	82
\$13 (\$33)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	82
\$12 (\$32)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTDO	82
\$11 (\$31)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	82
\$10 (\$30)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	82
\$0F (\$2F)	SPDR	SPI Data Reg							-	163
\$0E (\$2E)	SPSR	SPIF	WCOL	-	-	-	-	-	SPI2X	162
\$0D (\$2D)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	161
\$0C (\$2C)	UDR0	USART0 I/O I	Data Register				· · · · · · · · · · · · · · · · · · ·			182
\$0B (\$2B)	UCSR0A	RXC0	TXC0	UDRE0	FE0	DOR0	UPE0	U2X0	MPCM0	183
\$0A (\$2A)	UCSR0B	RXCIE0	TXCIE0	UDRIE0	RXEN0	TXEN0	UCSZ02	RXB80	TXB80	184
\$09 (\$29)	UBRR0L		d Rate Register L			1	Ι		1	186
\$08 (\$28)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	218
\$07 (\$27)	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	233
\$06 (\$26)	ADCSRA	ADEN	ADSC	ADRF	ADIF	ADIE	ADPS2	ADPS1	ADPS0	235
\$05 (\$25)	ADCH		gister High Byte							236
\$04 (\$24)	ADCL		gister Low byte	· ·						236
\$03 (\$23)	PORTE	PORTE7	PORTE6	PORTE5	PORTE4	PORTE3	PORTE2	PORTE1	PORTE0	82
\$02 (\$22)	DDRE	DDE7	DDE6	DDE5	DDE4	DDE3	DDE2	DDE1	DDE0	83



<u> ÁÍMEL</u>

Register Summary (Continued)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
\$01 (\$21)	PINE	PINE7	PINE6	PINE5	PINE4	PINE3	PINE2	PINE1	PINE0	83
\$00 (\$20)	PINF	PINF7	PINF6	PINF5	PINF4	PINF3	PINF2	PINF1	PINF0	83

Notes: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

 Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.

ATmega128(L)

Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND	LOGIC INSTRUCTION	S			
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \gets Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \gets Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \lor Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \lor K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	Rd ← \$FF – Rd	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← \$00 - Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	Rd ← Rd v K	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (\$FF - K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	$Rd \leftarrow \$FF$	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd x Rr) << 1$	Z,C	2
BRANCH INSTRUC					
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)		None	2
JMP	k	Direct Jump	$PC \leftarrow k$	None	3
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
ICALL	1.	Indirect Call to (Z)		None	3
CALL	k	Direct Subroutine Call	$PC \leftarrow k$	None	4
		Subroutine Return		None	
RETI		Interrupt Return	$PC \leftarrow STACK$	l	4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC \leftarrow PC + 2 or 3 Rd – Rr	None	1/2/3
CP	Rd,Rr	Compare		Z, N,V,C,H	1
CPC CPI	Rd,Rr Rd,K	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
					4
		Compare Register with Immediate	Rd - K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC \leftarrow PC + 2 or 3	None	1/2/3
SBRS	Rr, b Rr, b	Skip if Bit in Register Cleared Skip if Bit in Register is Set	$\begin{array}{c} \mbox{if (Rr(b)=0) PC} \leftarrow PC + 2 \mbox{ or } 3 \\ \\ \mbox{if (Rr(b)=1) PC} \leftarrow PC + 2 \mbox{ or } 3 \end{array}$	None None	1/2/3 1/2/3
SBRS SBIC	Rr, b Rr, b P, b	Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared	$\begin{array}{c} \mbox{if } ({\sf Rr}(b){=}0) \mbox{ PC} \leftarrow {\sf PC} + 2 \mbox{ or } 3 \\ \\ \mbox{if } ({\sf Rr}(b){=}1) \mbox{ PC} \leftarrow {\sf PC} + 2 \mbox{ or } 3 \\ \\ \\ \mbox{if } ({\sf P}(b){=}0) \mbox{ PC} \leftarrow {\sf PC} + 2 \mbox{ or } 3 \end{array}$	None None None	1/2/3 1/2/3 1/2/3
SBRS SBIC SBIS	Rr, b Rr, b P, b P, b	Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set	$\begin{array}{c} \text{if } (\text{Rr}(b){=}0) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{Rr}(b){=}1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{P}(b){=}0) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \\ \text{if } (\text{P}(b){=}1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \end{array}$	None None None None	1/2/3 1/2/3 1/2/3 1/2/3
SBRS SBIC SBIS BRBS	Rr, b Rr, b P, b P, b s, k	Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set	$\begin{array}{c} \mbox{if } (Rr(b){=}0)\ PC \leftarrow PC + 2\ or\ 3 \\ \mbox{if } (Rr(b){=}1)\ PC \leftarrow PC + 2\ or\ 3 \\ \mbox{if } (P(b){=}0)\ PC \leftarrow PC + 2\ or\ 3 \\ \mbox{if } (P(b){=}1)\ PC \leftarrow PC + 2\ or\ 3 \\ \mbox{if } (P(b){=}1)\ PC \leftarrow PC + 2\ or\ 3 \\ \mbox{if } (SREG(s) = 1)\ then\ PC \leftarrow PC + k + 1 \end{array}$	None None None None None	1/2/3 1/2/3 1/2/3 1/2/3 1/2
SBRS SBIC SBIS BRBS BRBC	Rr, b Rr, b P, b S, k S, k	Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared	$\begin{array}{c} \mbox{if } (Rr(b){=}0)\ PC \leftarrow PC + 2\ or\ 3 \\ \mbox{if } (Rr(b){=}1)\ PC \leftarrow PC + 2\ or\ 3 \\ \mbox{if } (P(b){=}0)\ PC \leftarrow PC + 2\ or\ 3 \\ \mbox{if } (P(b){=}1)\ PC \leftarrow PC + 2\ or\ 3 \\ \mbox{if } (P(b){=}1)\ PC \leftarrow PC + 2\ or\ 3 \\ \mbox{if } (SREG(s) = 1)\ then\ PC \leftarrow PC + k + 1 \\ \mbox{if } (SREG(s) = 0)\ then\ PC \leftarrow PC + k + 1 \\ \end{array}$	None None None None None None None	1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2
SBRS SBIC SBIS BRBS BRBC BREQ	Rr, b P, b P, b s, k s, k k	Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal	$\begin{array}{c} \text{if } (\text{Rr}(b){=}0) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{Rr}(b){=}1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{P}(b){=}0) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{P}(b){=}1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{SREG}(s){=}1) \ \text{then} \ \text{PC}{\leftarrow}\text{PC}{+}k + 1 \\ \\ \text{if } (\text{SREG}(s){=}0) \ \text{then} \ \text{PC}{\leftarrow}\text{PC}{+}k + 1 \\ \\ \text{if } (Z = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \end{array}$	None None None None None None None None	1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2
SBRS SBIC SBIS BRBS BRBC BREQ BRNE	Rr, b P, b P, b s, k s, k k	Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal	$\begin{array}{c} \text{if } (\text{Rr}(b){=}0) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{Rr}(b){=}1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{P}(b){=}0) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{P}(b){=}1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{SREG}(s){=}1) \ \text{then} \ \text{PC}{\leftarrow}\text{PC}{+}k + 1 \\ \\ \text{if } (\text{SREG}(s){=}0) \ \text{then} \ \text{PC}{\leftarrow}\text{PC}{+}k + 1 \\ \\ \text{if } (Z = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \text{if } (Z = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \end{array}$	None	1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2
SBRS SBIC SBIS BRBS BRBC BREQ BRNE BRNE BRCS	Rr, b P, b P, b s, k s, k k k	Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Not Equal	$\begin{array}{c} \text{if } (\text{Rr}(b){=}0) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{Rr}(b){=}1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{P}(b){=}0) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{P}(b){=}1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{SREG}(s){=}1) \ \text{then} \ \text{PC}{\leftarrow}\text{PC}{+}k + 1 \\ \\ \text{if } (\text{SREG}(s){=}0) \ \text{then} \ \text{PC}{\leftarrow}\text{PC}{+}k + 1 \\ \\ \text{if } (Z = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \text{if } (Z = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \text{if } (C = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \end{array}$	None	1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2
SBRS SBIC SBIS BRBS BRBC BREQ BRNE BRCS BRCC	Rr, b P, b P, b s, k s, k k k k k k k k	Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared	$\begin{array}{c} \text{if } (\text{Rr}(b){=}0) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{Rr}(b){=}1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{P}(b){=}0) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{P}(b){=}1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{Rr}(b){=}1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{SREG}(s) = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \text{if } (\text{SREG}(s) = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \text{if } (Z = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \text{if } (Z = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \text{if } (C = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \\ \text{if } (C = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \end{array}$	None	1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
SBRS SBIC SBIS BRBS BRBC BREQ BRNE BRCS BRCC BRSH	Rr, b P, b P, b s, k s, k k k k k k k k k k k k k	Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher	$\begin{array}{c} \text{if } (\text{Rr}(b){=}0) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{Rr}(b){=}1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{P}(b){=}0) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{P}(b){=}1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{P}(b){=}1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{SREG}(s) = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \text{if } (\text{SREG}(s) = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \text{if } (\text{Z} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \text{if } (\text{Z} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \text{if } (\text{C} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \\ \text{if } (\text{C} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \\ \text{if } (\text{C} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \end{array}{}$	None	1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
SBRS SBIC SBIS BRBS BRBC BREQ BRRE BRCS BRCC BRSH BRLO	Rr, b P, b P, b s, k s, k k k k k k k k k k k k k k	Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower	$\begin{array}{c} \text{if } (\text{Rr}(b){=}0) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{Rr}(b){=}1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{P}(b){=}0) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{P}(b){=}1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{P}(b){=}1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{SREG}(s) = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \text{if } (\text{SREG}(s) = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \text{if } (\text{Z} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \text{if } (\text{Z} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \text{if } (\text{C} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \\ \text{if } (\text{C} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \\ \text{if } (\text{C} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \\ \text{if } (\text{C} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \\ \end{array}{}$	None	1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
SBRS SBIC SBIS BRBS BRBC BREQ BRRE BRCS BRCC BRSH BRLO BRMI	Rr, b P, b P, b s, k s, k k k k k k k k k k k k k k k k k k k	Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Hot Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Lower	$\begin{array}{c} \text{if } (\text{Rr}(b){=}0) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{Rr}(b){=}1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{P}(b){=}0) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{P}(b){=}1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{P}(b){=}1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{SREG}(s) = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \text{if } (\text{SREG}(s) = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \text{if } (\text{Z} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \text{if } (\text{Z} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \text{if } (\text{C} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \\ \text{if } (\text{C} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \\ \text{if } (\text{C} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \\ \text{if } (\text{C} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \\ \text{if } (\text{N} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \end{array}{}$	None	1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
SBRS SBIC SBIS BRBS BRBC BREQ BRRE BRCS BRCC BRSH BRLO BRMI BRPL	Rr, b Rr, b P, b S, k s, k k	Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Lower Branch if Minus Branch if Minus	$\begin{array}{c} \text{if } (\text{Rr}(b){=}0) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{Rr}(b){=}1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{P}(b){=}0) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{P}(b){=}1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{P}(b){=}1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{SREG}(s) = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \text{if } (\text{SREG}(s) = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \text{if } (\text{Z} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \text{if } (\text{Z} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \text{if } (\text{C} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \\ \text{if } (\text{C} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \\ \text{if } (\text{C} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \\ \text{if } (\text{C} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \\ \text{if } (\text{N} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \\ \text{if } (\text{N} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \end{array}{}$	None	1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
SBRS SBIC SBIS BRBS BRBC BREQ BRRE BRCS BRCC BRSH BRLO BRNI BRPL BRGE	Rr, b Rr, b P, b S, k s, k k	Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Minus Branch if Plus Branch if Greater or Equal, Signed	$\begin{array}{c} \text{if } (\text{Rr}(b){=}0) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{Rr}(b){=}1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{P}(b){=}0) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{P}(b){=}1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \\ \text{if } (\text{SREG}(s){=}1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \text{if } (\text{SREG}(s){=}0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \text{if } (\text{Z} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \text{if } (\text{Z} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \text{if } (\text{C} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \\ \text{if } (\text{C} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \\ \text{if } (\text{C} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \\ \text{if } (\text{C} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \\ \text{if } (\text{C} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \\ \text{if } (\text{N} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \\ \text{if } (\text{N} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \\ \text{if } (\text{N} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \\ \text{if } (\text{N} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \\ \\ \end{array}$	None	1/2/3 1/2/3 1/2/3 1/2/3 1/2
SBRS SBIC SBIS BRBS BRBC BRBC BRRC BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRQE BRLT	Rr, b Rr, b P, b P, b s, k s, k k	Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if I Nous Branch if Plus Branch if Same or Equal, Signed	$\begin{array}{c} \text{if } (Rr(b){=}0) \ PC \leftarrow PC + 2 \ or \ 3 \\ \\ \text{if } (Rr(b){=}1) \ PC \leftarrow PC + 2 \ or \ 3 \\ \\ \text{if } (P(b){=}0) \ PC \leftarrow PC + 2 \ or \ 3 \\ \\ \text{if } (P(b){=}1) \ PC \leftarrow PC + 2 \ or \ 3 \\ \\ \text{if } (SREG(s) = 1) \ then \ PC \leftarrow PC + k + 1 \\ \\ \text{if } (SREG(s) = 0) \ then \ PC \leftarrow PC + k + 1 \\ \\ \text{if } (Z = 1) \ then \ PC \leftarrow PC + k + 1 \\ \\ \text{if } (Z = 0) \ then \ PC \leftarrow PC + k + 1 \\ \\ \text{if } (C = 1) \ then \ PC \leftarrow PC + k + 1 \\ \\ \text{if } (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ \\ \\ \text{if } (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ \\ \\ \text{if } (C = 1) \ then \ PC \leftarrow PC + k + 1 \\ \\ \\ \text{if } (C = 1) \ then \ PC \leftarrow PC + k + 1 \\ \\ \\ \text{if } (N = 1) \ then \ PC \leftarrow PC + k + 1 \\ \\ \\ \\ \text{if } (N = 0) \ then \ PC \leftarrow PC + k + 1 \\ \\ \\ \text{if } (N \oplus V = 0) \ then \ PC \leftarrow PC + k + 1 \\ \\ \\ \\ \text{if } (N \oplus V = 1) \ then \ PC \leftarrow PC + k + 1 \\ \\ \\ \end{array}$	None	1/2/3 1/2/3 1/2/3 1/2/3 1/2
SBRS SBIC SBIS BRBS BRBC BRBC BREQ BRNE BRCC BRCC BRSH BRLO BRMI BRPL BRMI BRPL BRGE BRLT BRHS	Rr, b Rr, b P, b S, k s, k k	Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Inus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed	$\begin{array}{c} \text{if } (Rr(b){=}0) \ PC \leftarrow PC + 2 \ or \ 3 \\ \text{if } (Rr(b){=}1) \ PC \leftarrow PC + 2 \ or \ 3 \\ \text{if } (P(b){=}0) \ PC \leftarrow PC + 2 \ or \ 3 \\ \text{if } (P(b){=}0) \ PC \leftarrow PC + 2 \ or \ 3 \\ \text{if } (P(b){=}1) \ PC \leftarrow PC + 2 \ or \ 3 \\ \text{if } (SREG(s) = 1) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (SREG(s) = 0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (Z = 1) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (Z = 0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (C = 1) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (N = 0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (N = 0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (N = 0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (N \oplus V{=}0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (N \oplus V{=}1) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (N \oplus V{=}1) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (H = 1) \ then \ PC \leftarrow PC + k + 1 \\ \end{array}$	None None	1/2/3 1/2/3 1/2/3 1/2/3 1/2
SBRS SBIC SBIS BRBS BRBC BRBC BREQ BRNE BRCS BRCS BRCC BRSH BRLO BRMI BRPL BRMI BRPL BRGE BRLT BRHS BRHC	Rr, b P, b P, b s, k s, k k	Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Same or Higher Branch if Same or Higher Branch if I Lower Branch if Plus Branch if Minus Branch if Mater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Cleared	$\begin{array}{c} \text{if } (Rr(b){=}0) \ PC \leftarrow PC + 2 \ or \ 3 \\ \text{if } (Rr(b){=}1) \ PC \leftarrow PC + 2 \ or \ 3 \\ \text{if } (P(b){=}0) \ PC \leftarrow PC + 2 \ or \ 3 \\ \text{if } (P(b){=}0) \ PC \leftarrow PC + 2 \ or \ 3 \\ \text{if } (P(b){=}1) \ PC \leftarrow PC + 2 \ or \ 3 \\ \text{if } (SREG(s) = 1) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (SREG(s) = 0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (Z = 1) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (Z = 0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (C = 1) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (N = 0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (N = 0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (N = 0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (N = 0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (N \oplus V{=}0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (N \oplus V{=}1) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (H = 1) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (H = 0) \ then \ PC \leftarrow PC + k + $	None None	1/2/3 1/2/3 1/2/3 1/2/3 1/2
SBRS SBIC SBIS BRBS BRBC BRBC BRRC BRRE BRCS BRCS BRSH BRLC BRMI BRPL BRGE BRLT BRHS BRHC BRHC BRTS	Rr, b P, b P, b s, k s, k k	Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Oarry Set Branch if Same or Higher Branch if Minus Branch if Ilus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set Branch if Half Carry Flag Set	$\begin{array}{c} \text{if } (\text{Rr}(b){=}0) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \text{if } (\text{Rr}(b){=}1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \text{if } (\text{P}(b){=}0) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \text{if } (\text{P}(b){=}0) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \text{if } (\text{P}(b){=}1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \text{if } (\text{Rr}(b){=}1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \text{if } (\text{SREG}(s) = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if } (\text{SREG}(s) = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if } (\text{Z} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if } (\text{Z} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if } (\text{C} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if } (\text{C} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if } (\text{C} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if } (\text{C} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if } (\text{N} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if } (\text{N} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if } (\text{N} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if } (\text{N} \oplus \text{V} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if } (\text{N} \oplus \text{V} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if } (\text{N} \oplus \text{V} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if } (\text{H} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if } (\text{H} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if } (\text{H} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if } (\text{H} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if } (\text{H} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if } (\text{H} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if } (\text{H} = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if } (\text{T} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if } (\text{T} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if } (\text{T} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if } (\text{T} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if } (\text{T} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if } (\text{T} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if } (\text{T} = 1) \ \text{then} \ \text{TC} \leftarrow \text{TC} + k + 1 \\ \text{if } (\text{T} = 1) \ \text{then} \ \text{TC} \leftarrow \text{TC} + k + 1 \\ \text{if } (\text{T} = 1) \ \text{then} \ \text{TC} \leftarrow \text{TC} + k + 1 \\ \text{if } (\text{T} = 1) \ \text{then} \ \text{TC} \leftarrow \text{TC} + k + 1 \\$	None None	1/2/3 1/2/3 1/2/3 1/2/3 1/2
SBRS SBIC SBIS BRBS BRBC BRBC BREQ BRNE BRCS BRCS BRCC BRSH BRLO BRMI BRPL BRMI BRPL BRGE BRLT BRHS BRHC	Rr, b P, b P, b s, k s, k k	Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Same or Higher Branch if Same or Higher Branch if I Lower Branch if Plus Branch if Minus Branch if Mater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Cleared	$\begin{array}{c} \text{if } (Rr(b){=}0) \ PC \leftarrow PC + 2 \ or \ 3 \\ \text{if } (Rr(b){=}1) \ PC \leftarrow PC + 2 \ or \ 3 \\ \text{if } (P(b){=}0) \ PC \leftarrow PC + 2 \ or \ 3 \\ \text{if } (P(b){=}0) \ PC \leftarrow PC + 2 \ or \ 3 \\ \text{if } (P(b){=}1) \ PC \leftarrow PC + 2 \ or \ 3 \\ \text{if } (SREG(s) = 1) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (SREG(s) = 0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (Z = 1) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (Z = 0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (C = 1) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (N = 0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (N = 0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (N = 0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (N = 0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (N \oplus V{=}0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (N \oplus V{=}1) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (H = 1) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (H = 0) \ then \ PC \leftarrow PC + k + $	None None	1/2/3 1/2/3 1/2/3 1/2/3 1/2





Instruction Set Summary (Continued)

Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC \leftarrow PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC \leftarrow PC + k + 1	None	1/2
DATA TRANSFER	NSTRUCTIONS				
MOV	Rd, Rr	Move Between Registers	$Rd \leftarrow Rr$	None	1
MOVW	Rd, Rr	Copy Register Word	$Rd+1:Rd \leftarrow Rr+1:Rr$	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+ Rd, - Y	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LDD	Rd, Y+q	Load Indirect and Pre-Dec. Load Indirect with Displacement	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$	None None	2
LD	Rd, Z	Load Indirect with Displacement	$Rd \leftarrow (T + q)$ $Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow \operatorname{Rr}, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, (Y) $\leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow \operatorname{Rr}, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	$(k) \leftarrow Rr$	None	2
LPM		Load Program Memory	R0 ← (Z)	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z + 1$	None	3
ELPM		Extended Load Program Memory	$R0 \leftarrow (RAMPZ:Z)$	None	3
ELPM	Rd, Z Rd, Z+	Extended Load Program Memory Extended Load Program Memory and Post-Inc	$Rd \leftarrow (RAMPZ:Z)$ $Rd \leftarrow (RAMPZ:Z), RAMPZ:Z \leftarrow RAMPZ:Z+1$	None None	3
SPM	nu, 2+	Store Program Memory	$(Z) \leftarrow R1:R0$	None	
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	$P \leftarrow Rr$	None	1
PUSH	Rr	Push Register on Stack	$STACK \leftarrow Rr$	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
BIT AND BIT-TEST					
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSET	s	Flag Set	$SREG(s) \leftarrow 1$	SREG(s)	1
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	Т	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN	+	Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ	<u> </u>	Set Zero Flag	Z ← 1	Z	1
CLZ	<u> </u>	Clear Zero Flag	$Z \leftarrow 0$	Z	1
SEI	ł	Global Interrupt Enable			1
	1	Global Interrupt Disable	$I \leftarrow 0$	1	1
CLI SES		Set Signed Test Flag	S ← 1	S	1

ATmega128(L)

Instruction Set Summary (Continued)

Mnemonics	Operands	Description	Operation	Flags	#Clocks	
SEV		Set Twos Complement Overflow.	V ← 1	V	1	
CLV		Clear Twos Complement Overflow	$V \leftarrow 0$	V	1	
SET		Set T in SREG	T ← 1	Т	1	
CLT		Clear T in SREG	$T \leftarrow 0$	Т	1	
SEH		Set Half Carry Flag in SREG	H ← 1	Н	1	
CLH		Clear Half Carry Flag in SREG	$H \leftarrow 0$	Н	1	
MCU CONTROL IN	STRUCTIONS					
NOP		No Operation		None	1	
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1	
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1	
BREAK		Break	For On-chip Debug Only	None	N/A	





Ordering Information


Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
8	2.7 - 5.5V	ATmega128-8AC	64A	Commercial (0°C to 70°C)
		ATmega128-8AI	64A	Industrial (-40°C to 85°C)
16	4.5 - 5.5V	ATmega128-16AC	64A	Commercial (0°C to 70°C)
		ATmega128-16AI	64A	Industrial (-40°C to 85°C)

Package Type					
64A	64-Lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)				

Packaging Information

64A

64-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP), 14x14mm body, 2.0mm footprint, 0.8mm pitch. Dimensions in Millimeters and (Inches)* JEDEC STANDARD MS-026 AEB





Atmel Headquarters

Corporate Headquarters

2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

Europe

Atmel SarL Route des Arsenaux 41 Casa Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

Átmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Product Operations

Atmel Colorado Springs

1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Grenoble

Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-7658-3000 FAX (33) 4-7658-3480

Atmel Heilbronn

Theresienstrasse 2 POB 3535 D-74025 Heilbronn, Germany TEL (49) 71 31 67 25 94 FAX (49) 71 31 67 24 23

Atmel Nantes

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 0 2 40 18 18 18 FAX (33) 0 2 40 18 19 60

Atmel Rousset

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001

Atmel Smart Card ICs

Scottish Enterprise Technology Park East Kilbride, Scotland G75 0QR TEL (44) 1355-357-000 FAX (44) 1355-242-743

> *e-mail* literature@atmel.com

> Web Site http://www.atmel.com

BBS 1-(408) 436-4309


© Atmel Corporation 2001.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL®, AVR® and AVR Studio® are the registered trademarks of Atmel.

Microsoft[®], Windows[®] and Windows NT[®] are the registered trademarks of Microsoft Corporation.

Other terms and product names may be the trademarks of others.



This datasheet has been downloaded from:

www.DatasheetCatalog.com

Datasheets for electronic components.