SGLS143A - DECEMBER 2002 - REVISED JANUARY 2003

TPS3820, TPS3823, TPS3828 ... DBV PACKAGE

#### features (TOP VIEW) **Qualification in Accordance With** AEC-Q100<sup>†</sup> 5 RESET VDD **Qualified for Automotive Applications** GND 2 **Customer-Specific Configuration Control Can Be Supported Along With** WDI MR 3 4 Major-Change Approval<sup>†</sup> ESD Protection Exceeds 2000 V Per TPS3824 ... DBV PACKAGE MIL-STD-883, Method 3015; Using Human (TOP VIEW) Body Model (C = 100 pF, R = 1500 Ω) 5 RESET VDD **Power-On Reset Generator With Fixed** Delay Time of 200 ms (TPS3823/4/5/8) GND 2 or 25 ms (TPS3820) Manual Reset Input (TPS3820/3/5/8) 3 4 WDI RESET **Reset Output Available in Active-Low** (TPS3820/3/4/5), Active-High (TPS3824) and **TPS3825...DBV PACKAGE Open-Drain (TPS3828)** (TOP VIEW) Supply Voltage Supervision Range RESET 5 VDD 2.5 V, 3 V, 3.3 V, 5 V

- Watchdog Timer (TPS3820/3/4/8)
- Supply Current of 15 µA (Typ)
- SOT23-5 Package

#### applications

•

•

- Applications Using Automotive DSPs, **Microcontrollers, or Microprocessors**
- **Industrial Equipment** •
- **Programmable Controls**
- **Automotive Systems** •
- **Battery-Powered Equipment**
- Intelligent Instruments
- Wireless Communications Systems

<sup>†</sup>Contact factory for details. Q100 gualification data available on request.

#### description

The TPS382x family of supervisors provides circuit initialization and timing supervision, primarily for DSP and processor-based systems.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002 - 2003, Texas Instruments Incorporated

### typical application

GND


RESET

2

3

4

MR



SGLS143A - DECEMBER 2002 - REVISED JANUARY 2003

### description (continued)

During power-on,  $\overline{\text{RESET}}$  is asserted when supply voltage V<sub>DD</sub> becomes higher than 1.1 V. Thereafter, the supply voltage supervisor monitors V<sub>DD</sub> and keeps  $\overline{\text{RESET}}$  active as long as V<sub>DD</sub> remains below the threshold voltage V<sub>IT</sub>. An internal timer delays the return of the output to the inactive state (high) to ensure proper system reset. The delay time, t<sub>d</sub>, starts after V<sub>DD</sub> has risen above the threshold voltage V<sub>IT</sub>. When the supply voltage drops below the threshold voltage V<sub>IT</sub>, the output becomes active (low) again. No external components are required. All the devices of this family have a fixed-sense threshold voltage V<sub>IT</sub> set by an internal voltage divider.

The TPS3820/3/5/8 devices incorporate a manual reset input,  $\overline{MR}$ . A low level at  $\overline{MR}$  causes  $\overline{RESET}$  to become active. The TPS3824/5 devices include a high-level output RESET. TPS3820/3/4/8 have a watchdog timer that is periodically triggered by a positive or negative transition at WDI. When the supervising system fails to retrigger the watchdog circuit within the time-out interval, t<sub>tout</sub>,  $\overline{RESET}$  becomes active for the time period t<sub>d</sub>. This event also reinitializes the watchdog timer. Leaving WDI unconnected disables the watchdog.

In applications where the input to the WDI pin may be active (transitioning high and low) when the TPS3820/3/4/8 is asserting RESET, the TPS3820/3/4/8 does not return to a non-reset state when the input voltage is above Vt. If the application requires that input to WDI is active when RESET is asserted, WDI must be decoupled from the active signal. This can be accomplished by using an N-channel FET in series with the WDI pin, with the gate of the FET connected to the RESET output as shown in Figure 1.




Figure 1

The product spectrum is designed for supply voltages of 2.5 V, 3 V, 3.3 V, and 5 V. The circuits are available in a 5-pin SOT23-5 package. The TPS382x-xxQ-Q1 devices are characterized for operation over a temperature range of  $-40^{\circ}$ C to  $125^{\circ}$ C, and are qualified in accordance with AEC-Q100 stress test qualification for integrated circuits.



SGLS143A - DECEMBER 2002 - REVISED JANUARY 2003

PACKAGE INFORMATION							
DEVICE NAME	THRESHOLD VOLTAGE	MARKING					
TPS3820-33QDBVRQ1 <sup>†</sup>	2.93 V	PDEQ					
TPS3820-50QDBVRQ1 <sup>†</sup>	4.55 V	PDDQ					
TPS3823-25QDBVRQ1 <sup>†</sup>	2.25 V	PAPQ					
TPS3823-30QDBVRQ1 <sup>†</sup>	2.63 V	PAQQ					
TPS3823-33QDBVRQ1 <sup>†</sup>	2.93 V	PARQ					
TPS3823-50QDBVRQ1 <sup>†</sup>	4.55 V	PASQ					
TPS3824-25QDBVRQ1 <sup>†</sup>	2.25 V	PATQ					
TPS3824-30QDBVRQ1 <sup>†</sup>	2.63 V	PAUQ					
TPS3824-33QDBVRQ1 <sup>†</sup>	2.93 V	PAVQ					
TPS3824-50QDBVRQ1 <sup>†</sup>	4.55 V	PAWQ					
TPS3825-33QDBVRQ1 <sup>†</sup>	2.93 V	PDGQ					
TPS3825-50QDBVRQ1 <sup>†</sup>	4.55 V	PDFQ					
TPS3828-33QDBVRQ1 <sup>†</sup>	2.93 V	PDIQ					
TPS3828-50QDBVRQ1 <sup>†</sup>	4.55 V	PDHQ					

<sup>†</sup>The DBVR package indicates tape and reel of 3000 parts.

#### FUNCTION/TRUTH TABLE


INP	UTS	OUTPUTS				
MR <sup>‡</sup>	V <sub>DD</sub> >V <sub>IT</sub>	RESET	RESET§			
L	0	L	Н			
L	1	L	Н			
н	0	L	Н			
Н	1	Н	L			

<sup>‡</sup>TPS3820/3/5/8 §TPS3824/5




SGLS143A - DECEMBER 2002 - REVISED JANUARY 2003

#### functional block diagram



### timing diagram





SGLS143A - DECEMBER 2002 - REVISED JANUARY 2003

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>DD</sub> (see Note 1)	6 V
RESET, RESET, MR, WDI (see Note 1)	
Maximum low output current, I <sub>OL</sub>	
Maximum high output current, I <sub>OH</sub>	–5 mA
Input clamp current range, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{DD}$ )	±10 mA
Output clamp current range, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>DD</sub> )	±10 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub>	–40°C to 125°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
Soldering temperature	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

#### **DISSIPATION RATING TABLE** $T_A \le 25^{\circ}C$ **OPERATING FACTOR** T<sub>A</sub> = 70°C T<sub>A</sub> = 85°C T<sub>A</sub> = 125<sup>°</sup>C PACKAGE POWER RATING POWER RATING POWER RATING POWER RATING ABOVE T<sub>A</sub> = 25°C DBV 437 mW 3.5 mW/°C 280 mW 227 mW 87 mW

#### recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>	1.1	5.5	V
Input voltage, VI	0	V <sub>DD</sub> + 0.3	V
High-level input voltage at $\overline{\text{MR}}$ and WDI, VIH	$0.7 \times V_{DD}$		V
Low-level input voltage, VIL		$0.3 \times V_{DD}$	V
Input transition rise and fall rate at $\overline{\text{MR}}$ or WDI, $\Delta t / \Delta V$		100	ns/V
Operating free-air temperature range, T <sub>A</sub>	-40	125	°C



SGLS143A – DECEMBER 2002 – REVISED JANUARY 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
			TPS382x-25	$V_{DD} = V_{IT-} + 0.2 V$ $I_{OH} = -20 \ \mu A$	0.0			
		RESET	TPS382x-30 TPS382x-33	$V_{DD} = V_{IT-} + 0.2 V$ $I_{OH} = -30 \mu A$	0.8 × V <sub>DD</sub>			V
			TPS382x-50	V <sub>DD</sub> = V <sub>IT</sub> + 0.2 V I <sub>OH</sub> = -120 μA	V <sub>DD</sub> – 1.5 V			
V <sub>OH</sub>	High-level output voltage		TPS3824-25 TPS3825-25	$V_{DD} \ge 1.8$ V, $I_{OH} = -100 \ \mu A$				
			TPS3824-30 TPS3825-30					
		RESET	TPS3824-33 TPS3825-33	$V_{DD} \ge 1.8$ V, $I_{OH} = -150 \ \mu A$	$0.8 \times V_{DD}$			V
			TPS3824-50 TPS3825-50					
			TPS3824-25 TPS3825-25	$V_{DD} = V_{IT-} + 0.2 V$ $I_{OL} = 1 mA$				
		05055	TPS3824-30 TPS3825-30	V <sub>DD</sub> = V <sub>IT</sub> + 0.2 V				
	VOL Low-level output voltage	RESET	TPS3824-33 TPS3825-33	$I_{OL} = 1.2 \text{ mA}$			0.4	V
V <sub>OL</sub>			TPS3824-50 TPS3825-50	$V_{DD} = V_{IT-} + 0.2 V$ $I_{OL} = 3 \text{ mA}$				
		RESET	TPS382x-25	$V_{DD} = V_{IT-} - 0.2 V$ I <sub>OL</sub> = 1 mA				
			TPS382x-30	V <sub>DD</sub> = V <sub>IT</sub> 0.2 V			0.45	V
			TPS382x-33	I <sub>OL</sub> = 1.2 mA			0.45	v
			TPS382x-50	$V_{DD} = V_{IT-} - 0.2 V$ $I_{OL} = 3 mA$				
	Power-up reset voltage (see l	Note 2)		$V_{DD} \geq 1.1 \text{ V}, \text{ I}_{OL} = 20 \mu\text{A}$			0.4	V
			TPS382x-25	-	2.21	2.25	2.30	
			TPS382x-30	T <sub>A</sub> = 0°C to 85°C	2.59	2.63	2.69	v
			TPS382x-33		2.88	2.93	3	
VIT-	Negative-going input threshol	d	TPS382x-50		4.49	4.55	4.64	
•11-	voltage (see Note 3)		TPS382x-25		2.19	2.25	2.30	
			TPS382x-30	T <sub>A</sub> = −40°C to 125°C	2.55	2.63	2.69	v
			TPS382x-33		2.84	2.93	3	
			TPS382x-50		4.44	4.55	4.65	
			TPS382x-25	4				
V <sub>hys</sub>	Hysteresis at V <sub>DD</sub> input		TPS382x-30 TPS382x-33	4		30		mV
•nys II								
			TPS382x-50			50		

NOTES: 2. The lowest supply voltage at which RESET becomes active.  $t_{r, VDD} \ge 15 \,\mu s/V$ 

3. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 µF) should be placed near the supply terminals.



SGLS143A - DECEMBER 2002 - REVISED JANUARY 2003

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

	PARAMETER	ł		TEST CONDITIONS	MIN TYP	MAX	UNIT
I <sub>IH(AV)</sub>	Average high-level input current		WDI	WDI = V <sub>DD</sub> , time average (dc = 88%)	120		
I <sub>IL(AV)</sub>	Average low-level input curre	Average low-level input current		WDI = 0.3 V, $V_{DD}$ = 5.5 V time average (dc = 12%)	-15		
			WDI	WDI = V <sub>DD</sub>	140	190	μA
Iн	High-level input current		MR	$\overline{MR} = V_{DD} \times 0.7,$ $V_{DD} = 5.5 V$	-40	-60	·
			WDI	$WDI = 0.3 V, V_{DD} = 5.5 V$	140	190	
ΙL	Low-level input current		MR	MR = 0.3 V, V <sub>DD</sub> = 5.5 V	-110	-160	
			TPS382x-25				
	Output short-circuit current	RESET	TPS382x-30	$V_{DD} = V_{IT, max} + 0.2 V,$		-400	
los	(see Note 4)		TPS382x-33	$V_0 = 0 V$			μA
			TPS382x-50			-800	
IDD	Supply current		WDI and MR unconnected, Outputs unconnected	15	25	μΑ	
Internal pullup resistor at MR				52		kΩ	
Ci	Input capacitance at MR, WD	DI		V <sub>I</sub> = 0 V to 5.5 V	5		pF

NOTE 4: The RESET short-circuit current is the maximum pullup current when RESET is driven low by a µP bidirectional reset pin.

### timing requirements at R<sub>L</sub> = 1 M $\Omega$ , C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25°C


	PARAMETER		TEST CONDITIONS	MIN MAX	UNIT
		at V <sub>DD</sub>	$V_{DD} = V_{IT-} + 0.2 V$ , $V_{DD} = V_{IT-} - 0.2 V$	6	μs
tw	tw Pulse width	at MR	$\label{eq:VDD} \forall_{DD} \geq \forall_{IT-} + 0.2 \ \text{V}, \qquad \forall_{IL} = 0.3 \ \text{x} \ \forall_{DD}, \qquad \forall_{IH} = 0.7 \ \text{x} \ \forall_{DD}$	1	μs
		at WDI	$\label{eq:VDD} V_{DD} \geq V_{IT-} + 0.2 \ V, \qquad V_{IL} = 0.3 \ x \ V_{DD}, \qquad V_{IH} = 0.7 \ x \ V_{DD}$	100	ns

## switching characteristics at RL = 1 MΩ, CL = 50 pF, TA = 25°C

	PARAME	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		TPS3820	$V_{DD} \ge V_{IT} + 0.2 V,$	112	200	310	ms
<sup>t</sup> tout	Watchdog time out	TPS3823/4/8	See Timing Diagram	0.9	1.6	2.5	S
	Delections	TPS3820	$V_{DD} \ge V_{IT} + 0.2 V,$	15	25	37	
<sup>t</sup> d	Delay time	TPS3823/4/5/8	See timing diagram	120	200	300	ms
Propagation (delay) time,		MR to RESET delay (TPS3820/3/5/8)	$\begin{split} & V_{DD} \geq V_{IT-} + 0.2 \; V, \\ & V_{IL} = 0.3 \; x \; V_{DD}, \\ & V_{IH} = 0.7 \; x \; V_{DD} \end{split}$	0.1		μs	
	PHL high-to-low-level output	V <sub>DD</sub> to RESET delay	V <sub>IL</sub> = V <sub>IT-</sub> - 0.2 V, V <sub>IH</sub> = V <sub>IT-</sub> + 0.2 V			25	
Propagation (delay) time,		MR to RESET delay (TPS3824/5)	$V_{DD} \ge V_{IT-} + 0.2 \text{ V},$ $V_{IL} = 0.3 \times V_{DD},$ $V_{IH} = 0.7 \times V_{DD}$			0.1	μs
	low-to-high-level output	V <sub>DD</sub> to RESET delay (TPS3824/5)	V <sub>IL</sub> = V <sub>IT-</sub> - 0.2 V, V <sub>IH</sub> = V <sub>IT-</sub> + 0.2 V			25	·




SGLS143A - DECEMBER 2002 - REVISED JANUARY 2003



### **TYPICAL CHARACTERISTICS**



SGLS143A - DECEMBER 2002 - REVISED JANUARY 2003



#### **TYPICAL CHARACTERISTICS**




SGLS143A – DECEMBER 2002 – REVISED JANUARY 2003

**MECHANICAL DATA** 

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-178



### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPS3820-33QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	None	Call TI	Level-1-220C-UNLIM
TPS3820-50QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	None	Call TI	Level-1-220C-UNLIM
TPS3823-25QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	None	Call TI	Level-1-220C-UNLIM
TPS3823-30QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	None	Call TI	Level-1-220C-UNLIM
TPS3823-33QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	None	Call TI	Level-1-220C-UNLIM
TPS3823-50QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	None	Call TI	Level-1-220C-UNLIM
TPS3824-25QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	None	Call TI	Level-1-220C-UNLIM
TPS3824-30QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	None	Call TI	Level-1-220C-UNLIM
TPS3824-33QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	None	Call TI	Level-1-220C-UNLIM
TPS3824-50QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	None	Call TI	Level-1-220C-UNLIM
TPS3825-33QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	None	Call TI	Level-1-220C-UNLIM
TPS3825-50QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	None	Call TI	Level-1-220C-UNLIM
TPS3828-33QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	None	Call TI	Level-1-220C-UNLIM
TPS3828-50QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	None	Call TI	Level-1-220C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.


<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- Α. All linear dimensions are in millimeters.
  - Β. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold fla D. Falls within JEDEC MO-178 Variation AA. Body dimensions do not include mold flash or protrusion.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated