
- Low  $r_{DS(on)} \dots 7 \Omega$  Typ
- Avalanche Energy . . . 30 mJ
- **Eight Power DMOS Transistor Outputs of 100-mA Continuous Current**
- 250-mA Current Limit Capability
- ESD Protection . . . 2500 V
- Output Clamp Voltage . . . 33 V
- **Enhanced Cascading for Multiple Stages**
- **All Registers Cleared With Single Input**
- **Low Power Consumption**


#### description

The TPIC6C596 is a monolithic, medium-voltage, low-current power 8-bit shift register designed for use in systems that require relatively moderate load power such as LEDs. The device contains a built-in voltage clamp on the outputs for inductive transient protection. Power driver applications include relays, solenoids, and other low-current or medium-voltage loads.

This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Data transfers through both the shift and storage registers on the rising edge of the shift register clock (SRCK) and the register clock (RCK), respectively. The storage register transfers data to the output buffer when shift register clear ( $\overline{CLR}$ ) is high. When  $\overline{CLR}$  is low, all registers in the device are cleared. When output enable  $(\overline{G})$ is held high, all data in the output buffers is held low and all drain outputs are off. When  $\overline{G}$  is held



#### logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

low, data from the storage register is transparent to the output buffers. When data in the output buffers is low, the DMOS transistor outputs are off. When data is high, the DMOS transistor outputs have sink-current capability. The serial output (SER OUT) is clocked out of the device on the falling edge of SRCK to provide additional hold time for cascaded applications. This will provide improved performance for applications where clock signals may be skewed, devices are not located near one another, or the system must tolerate electromagnetic interference.



This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriated logic voltage level, preferably either V<sub>CC</sub> or ground. Specific guidelines for handling devices of this type are contained in the publication Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies available from Texas Instruments.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




#### description (continued)

Outputs are low-side, open-drain DMOS transistors with output ratings of 33 V and 100 mA continuous sink-current capability. Each output provides a 250-mA maximum current limit at  $T_C = 25^{\circ}C$ . The current limit decreases as the junction temperature increases for additional device protection. The device also provides up to 2500 V of ESD protection when tested using the human-body model and 200 V machine model.


The TPIC6C596 is characterized for operation over the operating case temperature range of −40°C to 125°C.

#### logic diagram (positive logic)





#### schematic of inputs and outputs



# absolute maximum ratings over recommended operating case temperature range (unless otherwise noted) $^{\dagger}$

Logic supply voltage, V <sub>CC</sub> (see Note 1)	
Power DMOS drain-to-source voltage, V <sub>DS</sub> (see Note 2)	
Continuous source-to-drain diode anode current	
Pulsed source-to-drain diode anode current (see Note 3)	500 mA
Pulsed drain current, each output, all outputs on, $I_D$ , $T_C = 25^{\circ}C$ (see Note 3)	250 mA
Continuous drain current, each output, all outputs on, I <sub>D</sub> , T <sub>C</sub> = 25°C	100 mA
Peak drain current single output, I <sub>DM</sub> ,T <sub>C</sub> = 25°C (see Note 3)	250 mA
Single-pulse avalanche energy, E <sub>AS</sub> (see Figure 4)	30 mJ
Avalanche current, I <sub>AS</sub> (see Note 4)	200 mA
Continuous total dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, T <sub>J</sub>	–40°C to 150°C
Operating case temperature range, T <sub>C</sub>	–40°C to 125°C
Storage temperature range, T <sub>stq</sub>	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to GND.
  - 2. Each power DMOS source is internally connected to GND.
  - 3. Pulse duration  $\leq$  100  $\mu$ s and duty cycle  $\leq$  2%.
  - 4. DRAIN supply voltage = 15 V, starting junction temperature ( $T_{JS}$ ) = 25°C, L = 1.5 H,  $I_{AS}$  = 200 mA (see Figure 4).

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_C \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T <sub>C</sub> = 25°C	T <sub>C</sub> = 125°C POWER RATING
D	1087 mW	8.7 mW/°C	217 mW
N	1470 mW	11.7 mW/°C	294 mW



#### TPIC6C596 **POWER LOGIC 8-BIT SHIFT REGISTER**

SLIS093 - MARCH 2000

#### recommended operating conditions

	MIN	MAX	UNIT
Logic supply voltage, V <sub>CC</sub>	4.5	5.5	V
High-level input voltage, VIH	0.85 V <sub>CC</sub>		V
Low-level input voltage, V <sub>IL</sub>		0.15 V <sub>CC</sub>	V
Pulsed drain output current, $T_C = 25^{\circ}C$ , $V_{CC} = 5$ V, all outputs on (see Notes 3 and 5 and Figure 11)		250	mA
Setup time, SER IN high before SRCK↑, t <sub>SU</sub> (see Figure 2)	15		ns
Hold time, SER IN high after SRCK↑, th (see Figure 2)	15		ns
Pulse duration, t <sub>W</sub> (see Figure 2)	40		ns
Operating case temperature, T <sub>C</sub>	-40	125	°C

NOTES: 3. Pulse duration  $\leq 100 \,\mu s$  and duty cycle  $\leq 2\%$ .

5. Technique should limit  $T_J - T_C$  to 10°C maximum.

# electrical characteristics, $V_{CC}$ = 5 V, $T_{C}$ = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V <sub>(BR)DSX</sub>	Drain-to-source breakdown voltage	I <sub>D</sub> = 1 mA		33	37		V
V <sub>SD</sub>	Source-to-drain diode forward voltage	I <sub>F</sub> = 100 mA			0.85	1.2	V
VOH	High-level output voltage, SER OUT	$I_{OH} = -20  \mu A$ ,	V <sub>CC</sub> = 4.5 V	4.4	4.49		V
		$I_{OH} = -4 \text{ mA},$	V <sub>CC</sub> = 4.5 V	4	4.2		V
V/	Low-level output voltage, SER OUT	$I_{OL} = 20 \mu A$ ,	V <sub>CC</sub> = 4.5 V		0.005	0.1	V
VOL		$I_{OL} = 4 \text{ mA},$	V <sub>CC</sub> = 4.5 V		0.3	0.5	V
ΙΗ	High-level input current	$V_{CC} = 5.5 \text{ V},$	VI = VCC			1	μΑ
I <sub>IL</sub>	Low-level input current	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 0			-1	μΑ
laa	Logic supply current	I VCC = 5.5 V	All outputs off		20	200	
Icc			All outputs on		150	500	μΑ
ICC(FRQ)	Logic supply current at frequency	fSRCK = 5 MHz, All outputs off,	C <sub>L</sub> = 30 pF, See Figures 2 and 6		1.2	5	mA
IN	Nominal current	$V_{DS(on)} = 0.5 \text{ V},$ $T_{C} = 85^{\circ}\text{C},$	$I_N = I_D$ , See Notes 5, 6 and 7		90		mA
		$V_{DS} = 30 \text{ V},$	V <sub>CC</sub> = 5.5 V		0.1	5	
IDSX	Off-state drain current	V <sub>DS</sub> = 30 V, T <sub>C</sub> = 125°C	V <sub>CC</sub> = 5.5 V,		0.15	8	μΑ
	Static drain-source on-state resistance	I <sub>D</sub> = 50 mA, V <sub>CC</sub> = 4.5 V	See Notes 5 and 6 and Figures 7 and 8		6.5	9	
rDS(on)		I <sub>D</sub> = 50 mA, T <sub>C</sub> = 125°C, V <sub>CC</sub> = 4.5 V			9.9	12	Ω
		$I_D = 100 \text{ mA},$ $V_{CC} = 4.5 \text{ V}$		·	6.8	10	

NOTES: 5. Technique should limit  $T_J - T_C$  to 10°C maximum.

6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

7. Nominal current is defined for a consistent comparison between devices from different sources. It is the current that produces a voltage drop of 0.5 V at  $T_C = 85^{\circ}C$ .




# switching characteristics, $V_{CC}$ = 5 V, $T_{C}$ = 25°C

PARAMETER		TEST CONDITIONS	MIN TYP MA	AX UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output from G		80	ns
tPHL	Propagation delay time, high-to-low-level output from G	$C_L = 30 \text{ pF}, \qquad I_D = 75 \text{ mA},$	50	ns
t <sub>r</sub>	Rise time, drain output	See Figures 1, 2, and 9	100	ns
tf	Fall time, drain output		80	ns
t <sub>pd</sub>	Propagation delay time, SRCK↓ to SEROUT	$C_L = 30 \text{ pF}, \qquad I_D = 75 \text{ mA},$ See Figure 2	15	ns
f(SRCK)	Serial clock frequency	C <sub>L</sub> = 30 pF, I <sub>D</sub> = 75 mA, See Note 8		10 MHz
ta	Reverse-recovery-current rise time	$I_F = 100 \text{ mA}, \qquad di/dt = 10 \text{ A/}\mu\text{s},$	100	
t <sub>rr</sub>	Reverse-recovery time	See Notes 5 and 6 and Figure 3	120	ns

- NOTES: 5. Technique should limit  $T_J T_C$  to 10°C maximum.
  - 6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.
  - 8. This is the maximum serial clock frequency assuming cascaded operation where serial data is passed from one stage to a second stage. The clock period allows for SRCK → SEROUT propagation delay and setup time plus some timing margin.

#### thermal resistance

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT		
Do.	D Thermal resistance innetion to embient	D package	All 8 outputs with equal power		115	°C/W	
R <sub>θ</sub> JA Thermal resistance, junction-to-ambient	N package	Ali o outputs with equal power		85	C/VV		




NOTES: A. The word generator has the following characteristics:  $t_{\Gamma} \le 10$  ns,  $t_{W} = 300$  ns, pulsed repetition rate (PRR) = 5 kHz,  $Z_{O} = 50~\Omega$ .

B. CL includes probe and jig capacitance.

Figure 1. Resistive-Load Test Circuit and Voltage Waveforms

#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. The word generator has the following characteristics:  $t_{\text{f}} \le 10$  ns,  $t_{\text{f}} \le 10$  ns,  $t_{\text{W}} = 300$  ns, pulsed repetition rate (PRR) = 5 kHz,  $Z_{\text{O}} = 50~\Omega$ .

B. C<sub>L</sub> includes probe and jig capacitance.


Figure 2. Test Circuit, Switching Times, and Voltage Waveforms

#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The DRAIN terminal under test is connected to the TP K test point. All other terminals are connected together and connected to the TP A test point.
  - B. The  $V_{GG}$  amplitude and  $R_{G}$  are adjusted for di/dt = 10 A/ $\mu$ s. A  $V_{GG}$  double-pulse train is used to set  $I_{F}$  = 0.1 A, where  $t_{1}$  = 10  $\mu$ s,  $t_{2}$  = 7  $\mu$ s, and  $t_{3}$  = 3  $\mu$ s.

Figure 3. Reverse-Recovery-Current Test Circuit and Waveforms of Source-to-Drain Diode





- NOTES: A. The word generator has the following characteristics:  $t_r \le 10$  ns,  $t_f \le 10$  ns,  $t_{C} = 50 \Omega$ .
  - B. Input pulse duration,  $t_W$ , is increased until peak current  $I_{AS} = 200$  mA. Energy test level is defined as  $E_{AS} = I_{AS} \times V_{(BR)DSX} \times t_{av}/2 = 30$  mJ.

Figure 4. Single-Pulse Avalanche Energy Test Circuit and Waveforms


#### TYPICAL CHARACTERISTICS

I<sub>CC</sub> - Supply Current - mA






# **DRAIN-TO-SOURCE ON-STATE RESISTANCE**



#### STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE





#### **TYPICAL CHARACTERISTICS**

#### **SWITCHING TIME CASE TEMPERATURE** 140 $I_D = 75 \text{ mA}$ See Note A $t_{r}$ 120 100 tr Switching Time - ns <sup>t</sup>PLH 80 60 **tPHL** 40 20 0

Figure 9

25

50

T<sub>C</sub> – Case Temperature – °C

75

100

125

-25


-50

NOTE A: Technique should limit  $T_J - T_C$  to 10°C maximum.

#### THERMAL INFORMATION


# **MAXIMUM CONTINUOUS** DRAIN CURRENT OF EACH OUTPUT NUMBER OF OUTPUTS CONDUCTING **SIMULTANEOUSLY** 0.25 ID - Maximum Continuous Drain Current **V<sub>CC</sub>** = 5 **V** 0.2 of Each Output - A 0.15 T<sub>C</sub> = 25°C 0.1 T<sub>C</sub> = 100°C T<sub>C</sub> = 125°C 0.05 0 N - Number of Outputs Conducting Simultaneously

Figure 10



#### THERMAL INFORMATION

# D PACKAGE† NORMALIZED JUNCTION-TO-AMBIENT THERMAL RESISTANCE vs PULSE DURATION



† Device mounted on FR4 printed-circuit board with no heat sink

 $\begin{aligned} \text{NOTES:} \quad Z_{\theta A}(t) &= r(t) \; R_{\theta JA} \\ \quad t_W &= \text{pulse duration} \\ \quad t_C &= \text{cycle time} \\ \quad d &= \text{duty cycle} = t_W t_C \end{aligned}$ 

Figure 12

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated