		SMJS826D – JANUARY 1996 – REVISED SEPTEMBER 199
•	Organization 262144 by 8 bits	DBJ PACKAGE
	131072 by 16 bits	(TOP VIEW)
•	Array-Blocking Architecture – One 16K-Byte Protected Boot Block – Two 8K-Byte Parameter Blocks – One 96K-Byte Main Block – One 128K-Byte Main Block – Top or Bottom Boot Locations	VPP I 44 RP DU/WP 2 43 W NC 3 42 A8 A7 4 41 A9 A6 5 40 A10 A5 6 39 A11
٠	'28F200Axy Offers a User-Defined 8-Bit (Byte) or 16-Bit (Word) Organization	A4 [7 38] A12 A3 [8 37] A13 A2 [9 36] A14
•	28F002Axy Offers Only the 8-Bit (Byte) Organization	A1 [10 35] A15 A0 [11 34] A16 E [12 33] BYTE
•	Maximum Access/Minimum Cycle Time – Commercial and Extended 5-V V _{CC} \pm 10% or 3.3-V V _{CC} \pm 0.3 V	V _{SS} [13 32] V _{SS} G [14 31] DQ15/A ₋₁ DQ0 [15 30] DQ7
	<u>5 V</u> <u>3.3 V</u> 28F002Axy/200Axy60 60 ns 110 ns	DQ8 0 16 29 0 DQ14 DQ1 0 17 28 0 DQ6
	'28F002Axy/200Axy70 70 ns 130 ns '28F002Axy/200Axy80 80 ns 150 ns	DQ9 [18 27] DQ13 DQ2 [19 26] DQ5 DQ10 [20 25] DQ12
	 Automotive 5-V V_{CC} ± 10% '28F200Axy70 70 ns 	DQ3 [21 24] DQ4 DQ11 [22 23] V _{CC}
	28F200Axy90 80 ns 28F200Axy90 90 ns	PIN NOMENCLATURE
	(x = S, E, F, Z, or M Depending on V _{CC} /V _{PP} Voltage Configuration) (y = T for Top or B for Bottom Boot-Block Configuration)	A0-A16Address InputsA17Address Input (40-Pin Package Only)BYTEByte-EnableDQ0-DQ14Data In/OutDQ15/A -1Data In/Out (Word-Wide Mode),
•	100000- and 10000-Program/Erase-Cycle Versions	E Chip-Enable G Output-Enable
•	Three Temperature Ranges – Commercial 0°C to 70°C – Extended – 40°C to 85°C – Automotive – 40°C to 125°C	NC No Internal Connection RP Reset/Deep Power-Down V _{CC} Power Supply V _{PP} Power Supply for Program/Erase
•	Industry Standard Packages Offered in – 40-pin Thin Small-Outline Package (TSOP)	VSS Ground W Write-Enable DU/WP Do Not Use for AMy or AZy/Write-Protect
	 44-pin Plastic Small-Outline Package (PSOP) 48-pin TSOP 	Fully Automated On-Chip Erase and Word/Byte Program Operations Write-Protection for Boot Block
•	Low Power Dissipation (V _{CC} = 5.5 V) – Active Read 330 mW (Byte-Read) – Active Write 248 mW (Byte-Write) – Active Read 330 mW (Word-Read) – Active Write 248 mW (Word-Write)	Industry Standard Command-State Machine (CSM) – Erase Suspend/Resume – Algorithm-Selection Identifier

- **Five Different Combinations of Supply** Voltages Offered
- All Inputs/Outputs TTL-Compatible

44

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

DBJ PACKAGE					
	(TOP VI	EW)			
V _{PP} (1	44	I RP		
DU/WP	2	43	I W		
	3	42	D A8		
A7 [4	41	A9		
A6 [40	DA10		
A5 [39	D A11		
A4 [38	A12		
A3 [8	37	D A13		
A2 [36	DA14		
A1 [10	35	A15		
A0 [11	34	A16		
ΕC	12	33	BYTE		
V _{SS} [13	32	I V _{SS}		
G		31	DQ15/A_1		
DQ0 [15	30	DQ7		
DQ8 [29	DQ14		
DQ1 [DQ6		
DQ9 [27	DQ13		
DQ2 [26	DQ5		
DQ10 [25	DQ12		
DQ3 [24	DQ4		
DQ11 [22	23	[]] Vcc		
			l		

PIN NOMENCLATURE				
A0-A16	Address Inputs			
A17	Address Input (40-Pin Package Only)			
BYTE	Byte-Enable			
DQ0-DQ14	Data In/Out			
DQ15/A _1	Data In/Out (Word-Wide Mode),			
	Low-Order Address (Byte-Wide Mode)			
Ē	Chip-Enable			
G	Output-Enable			
NC	No Internal Connection			
RP	Reset/Deep Power-Down			
VCC	Power Supply			
V _{PP}	Power Supply for Program/Erase			
<u>V</u> ss W	Ground			
W	Write-Enable			
DU/WP	Do Not Use for AMy or AZy/Write-Protect			

-	Sta
	Le
	F

- Active Write . . . 248 mW (Word-Write)
- Block-Erase . . . 165 mW

- vels)

andby . . . 0.72 mW (CMOS-Input

SMJS826D - JANUARY 1996 - REVISED SEPTEMBER 1997

0 A16 1 40] A17 39 ∃v_{ss} 2 A15 A14 [3 38] NC 37 NC A13 [4 5 36 A12 [] A10 6 35 DQ7 A11 [A9 [7 34 DQ6 <u>A8</u> 8 33 DQ5 W 9 32 DQ4 RΡ 10 31 V_{CC} 30]V_{CC} V_{PP} 11 DU/WP 29 12 NC 28 DQ3 NC [13 A7 [14 27 DQ2 26 DQ1 A6 [15 A5 [16 25 DQ0 24 G 17 A4 [<u>V</u>ss E A3 18 23 19 22 A2 A1 20 21 A0 48-PIN DCD PACKAGE (TOP VIEW)

40-PIN DCD PACKAGE (TOP VIEW)

		_
A15	1 0	48 🗌 <u>A16</u>
A14	2	47 🔄 BYTE
A13	3	46 🗌 V _{SS}
A12	4	45 DQ15/A_1
A11	5	44 🗌 DQ7
A10	6	43 🗌 DQ14
A9	7	42 🗌 DQ6
A8	8	41 🗌 DQ13
NC	9	40 🗌 DQ5
NC	10	39 DQ12
W	11	38 DQ4
RP	12	37 V _{CC}
V _{PP}	13	36 DQ11
DU/WP	14	35 DQ3
	15	34 DQ10
	16	33 DQ2
	17	32 DQ9
A7	18	31 DQ1
A6	19	30 DQ8
A5	20	29 <u>D</u> Q0
A4	21	28 G
A3	22	27 <u>V</u> SS 26 E
A2	23	
A1 🗌	24	25 🗌 A0



SMJS826D - JANUARY 1996 - REVISED SEPTEMBER 1997

Table of Contents

	labi	e or c
description		
device symbol nomenclature		5
functional block diagram		6
architecture		6
block-memory maps		6
boot-block data protection		7
parameter block		8
main block		8
data protection		8
command-state machine (CSM)		8
operation		8
command definition		9
status register	1	0
byte-wide or word-wide mode selection	1	1
command-state-machine operations	1	3
clear status register	1	3

ontents	
read operations	
programming operations 14	
erase operations14	
automatic power-saving mode	
reset/deep power-down mode	
power supply detection	
common electrical parameter	
absolute maximum ratings	
capacitance	
TMS28F002ASy and TMS28F200ASy	
TMS28F002AEy and TMS28F200AEy	
TMS28F002AMy and TMS28F200AMy	
TMS28F002AFy and TMS28F200AFy	
TMS28F002AZy and TMS28F200AZy60	
Parameter Measurement Information	
mechanical data NO TAG	

description

The TMS28F200Axy is a 262144 by 8-bit/131072 by-16 bit (2097152-bit), boot-block flash memory that can be electrically block-erased and reprogrammed. The TMS28F200Axy is organized in a blocked architecture consisting of:

- One 16K-byte protected boot block
- Two 8K-byte parameter blocks
- One 96K-byte main block
- One 128K-byte main block

The device can be ordered in five different voltage configurations (see Table 1). Operation as a 256K-byte (8-bit) or a 128K-word (16-bit) organization is user-definable.

The TMS28F002Axy is offered in a 256K-byte organization only. The operation for this device is the same as the TMS28F200Axy and is offered in the same voltage configurations. TMS28F002Axy can be substituted for the byte-wide TMS28F200Axy, with the latter being the generic name for this device family.

Embedded program and block-erase functions are fully automated by the on-chip write-state machine (WSM), thereby simplifying these operations and relieving the system microcontroller of these secondary tasks. WSM status can be monitored by an on-chip status register to determine the progress of program/erase tasks. The device features user-selectable block-erasure.

The configurations are as follow:

- The TMS28F002ASy and the TMS28F200ASy configurations have the auto-select feature that allows alternative read and program/erase voltages. Memory reads can be performed using 3.3-V V_{CC} for optimum power consumption or at 5-V V_{CC}, for device performance. Erasing or programming the device can be accomplished with 5-V VPP, which eliminates having to use a 12-V source and/or in-system voltage converters. Alternatively, 12-V V_{PP} operation exists for systems that already have a 12-V power supply, which provides faster programming and erasing times. These configurations are offered in two different temperature ranges: 0°C to 70°C and – 40°C to 85°C.
- The TMS28F002AEy and the TMS28F200AEy configurations offer the auto-select feature of the TMS28F200ASy with an extended V_{CC} to a low 2.7-V to 3.6-V range (3-V nominal). Memory reads can be performed using a 3-V V_{CC}, allowing for more efficient power consumption than the 'ASy device.




- The TMS28F002AMy and TMS28F200AMy configurations offer a 3-V or 5-V memory read with a 12-V program and erase. These configurations are intended for low 3.3-V reads and the fast programming offered with the12-V V_{PP} and 5-V V_{CC}. These configurations are offered in two different temperature ranges: 0°C to 70°C and 40°C to 85°C.
- The TMS28F002AFy and TMS28F200AFy configurations offer a 5-V memory read with a 5-V or 12-V program and erase. These configurations are intended for systems using a single 5-V power supply. The configurations are offered in three temperature ranges: 0°C to 70°C, 40°C to 85°C, and 40°C to 125°C.
- The TMS28F002AZy and TMS28F200AZy configurations offer a 5-V memory read with a 12-V program and a 12-V erase for fast programming and erasing times. These configurations are offered in three temperature ranges: 0°C to 70°C, – 40°C to 85°C, and – 40°C to 125°C.

All configurations of the TMS28F200Axy are offered in the 44-pin plastic small-outline package (PSOP) and the 48-pin thin small-outline package (TSOP). The TMS28F002Axy is offered in a 40-pin TSOP only. Both the 40-pin and 48-pin TSOP are offered for the 0°C to 70°C and -40°C to 85°C temperature ranges only.



device symbol nomenclature




DEVICE CONFIGURATION	READ VOLTAGE (V _{CC})	PROGRAM/ERASE VOLTAGE (V _{PP})	OPERATING FREE-AIR TEMPERATURE (T _A)	ACCESS SPEEDS 5 V (3.3 V) V _{CC}
TMC29E200ACV	3.3 V ± 0.3 V or	5 V ± 10% or 12 V ± 5 %	0°C to 70°C	60(110), 70(130), 80(150) ns
TMS28F200ASy	5 V \pm 10 %		- 40°C to 85°C	60(110), 70(130), 80(150) ns
TMC20E200AEv	2.7 V to 3.6 V or 5 V ± 10 %	5 V ± 10% or 12 V ± 5 %	0°C to 70°C	60(110), 70(130), 80(150) ns
TMS28F200AEy			- 40°C to 85°C	60(110), 70(130), 80(150) ns
TMCORECOLAN	$\begin{array}{c} 3.3 \ \text{V} \pm 0.3 \ \text{V} \ \text{or} \\ 5 \ \text{V} \pm 10 \ \% \end{array}$	12 V ± 5 %	0°C to 70°C	60(110), 70(130), 80(150) ns
TMS28F200AMy			- 40°C to 85°C	60(110), 70(130), 80(150) ns
	5 V ± 10 %		0°C to 70°C	60, 70, 80 ns
TMS28F200AFy		12 V ± 5 %	- 40°C to 85°C	60, 70, 80 ns
			– 40°C to 125°C‡	70, 80, 90 ns
			0°C to 70°C	60, 70, 80 ns
TMS28F200AZy	5 V \pm 10 %	12 V ± 5 %	- 40°C to 85°C	60, 70, 80 ns
			– 40°C to 125°C‡	70, 80, 90 ns

[†] All configurations are available in the TMS28F002Axy (8-bit only) and top or bottom boot.

[‡] Only the 44-pin PSOP is offered in the -40° C to 125° C temperature range.



functional block diagram



[†]Not used on 'F002 model

architecture

The TMS28F200Axy uses a blocked architecture to allow independent erasure of selected memory blocks. The block to be erased is selected by using any valid address within that block.

block-memory maps

The TMS28F200Axy is available with the block architecture mapped in either of two configurations: the boot block located at the top or at the bottom of the memory array, as required by different microprocessors. The TMS28F200AxB (bottom boot block) is mapped with the 16K-byte boot block located at the low-order address range (00000h to 01FFFh). The TMS28F200AxT (top boot block) is inverted with respect to the TMS28F200AxB with the boot block located at the high-order address range (1E000h to 1FFFFh). Both of these address ranges are for word-wide mode. The TMS28F002Axy is mapped as the 8-bit configuration of the TMS28F200Axy, except that the least significant bit (LSB) is A0 instead of A_{-1} . Figure 1 and Figure 2 show the memory maps for these configurations.



block memory maps (continued)

Address Range	8-Bit Configuration	16-bit Configuration	Address Range	
3FFFFh	Boot Block	Boot Block	1FFFFh	
3C000h	16K Addresses	8K Addresses	1E000h	
3BFFFh	Parameter Block	Parameter Block	1DFFFh	
3A000h	8K Addresses	4K Addresses	1D000h	
39FFFh	Parameter Block	Parameter Block	1CFFFh	
38000h	8K Addresses	4K Addresses	1C000h	
37FFFh	Main Block	Main Block	1BFFFh	
20000h	96K Addresses	48K Addresses	10000h	
1FFFFh	Main Block	Main Block	0FFFFh	
00000h	128K Addresses	64K Addresses	00000h	
DQ15	i/A_1 Is LSB Address	A0 Is LSB Addres	s	

NOTE A: The TMS28F002AxT is mapped the same way as the 8-bit configuration of the TMS28F200AxT and the LSB is A0.




Figure 1. TMS28F200AxT (Top Boot Block) Memory Map (See Note A)

NOTE A: The TMS28F002AxB is mapped the same way as the 8-bit configuration of the TMS28F200AxB and the LSB is A0.

Figure 2. TMS28F200AxB (Bottom-Boot Block) Memory Map (See Note A)

boot-block data protection

The 16K-byte boot block can be used to store key system data that is seldom changed in normal operation. Data in this block can be secured by using different combinations of the reset/deep power-down pin (\overline{RP}), the write-protect pin (\overline{WP}), and V_{PP} supply levels. Table 2 shows a listing of these combinations.



SMJS826D - JANUARY 1996 - REVISED SEPTEMBER 1997

parameter block

Two parameter blocks of 8K bytes each can be used like a scratch pad to store frequently updated data. Alternatively, the parameter blocks can be used for additional boot-block or main-block data. If a parameter block is used to store additional boot-block data, caution must be exercised because the parameter block does not have the boot-block data-protection safety feature.

main block

Primary memory on the TMS28F200Axy is located in two main blocks. One of the blocks has storage capacity for 128K bytes and the other block has storage capacity for 96K bytes.

data protection

Data is secured or unsecured by using different combinations of the reset/deep power-down pin (\overline{RP}), the write-protect pin (\overline{WP}), and V_{PP} supply levels. Table 2 shows a listing of these combinations.

There are two configurations to secure the entire memory against the inadvertent alteration of data. The VPP supply pin can be held below the V_{PP} lock-out voltage level (V_{PPLK}) or the reset/deep power-down pin (RP) can be pulled to a logic-low level. If RP is held low, the device resets—which means that it powers down, and therefore, cannot be read. Typically this pin is tied to the system reset for additional protection during system power up.

The boot-block sector has an additional security feature through the \overline{WP} pin on the 'ASy, 'AEy, and 'AFy devices. When the RP pin is at a logic-high level, the WP pin controls whether the boot-block sector is protected. When WP is held at the logic-low level, the boot block is protected. When WP is held at the logic-high level, the boot block is unprotected, along with the rest of the other sectors. Alternatively, the entire memory for all voltage configurations can be unprotected by pulling the $\overline{\text{RP}}$ pin to V_{HH} (12 V).

DATA-PROTECTION	'ASy, 'AEy, or 'AFy			'AMy or 'AZy		
PROVIDED	VPP	RP	WP [†]	VPP	RP	WP [†]
All blocks locked	VIL	Х	Х	VIL	Х	Х
All blocks locked (reset)	Х	VIL	Х	Х	VIL	Х
All blocks unlocked	> VPPLK	VHH VIH	X VIH	∨нн	∨нн	х
Only boot block locked	> V _{PPLK}	VIH	VIL	VHH	VIH	Х

Table 2. Data-Protection Combinations

[†] For TMS28F200AZy and TMS28F200AMy (12-V Vpp) products, the WP pin is disabled and can be left floating. To unlock blocks, RP must be at V_{HH}.

command-state machine (CSM)

Commands are issued to the CSM using standard microprocessor write timings. The CSM acts as an interface between the external microprocessor and the internal write state machine (WSM). The available commands are listed in Table 3 and the descriptions of these commands are listed in Table 4. When a program or erase command is issued to the CSM, the WSM controls the internal sequences and the CSM only responds to status reads. After the WSM completes its task, the write status bit (WSM) (SB7) is set to a logic-high level, allowing the CSM to respond to the full command set again.

operation

Device operations are selected by entering standard JEDEC 8-bit command codes with conventional microprocessor timing into an on-chip CSM through I/O pins DQ0-DQ7. When the device is powered up, internal reset circuitry initializes the chip to a read-array mode of operation. Changing the mode of operation requires that a command code be entered into the CSM. Table 3 lists the CSM codes for all modes of operation.



operation (continued)

The on-chip status register allows the progress of various operations to be monitored. The status register is interrogated by entering a read-status-register command into the CSM (cycle 1) and reading the register data on I/O pins DQ0–DQ7 (cycle 2). Status-register bits SB0 through SB7 correspond to DQ0 through DQ7.

COMMAND CODE ON DQ0-DQ7 [†]	DEVICE MODE				
00h	Invalid/Reserved				
10h	Alternate Program Setup				
20h	Block-Erase Setup				
40h	Program Setup				
50h	Clear Status Register				
70h	Read Status Register				
90h	Algorithm Selection				
B0h	Erase-Suspend				
D0h	Erase-Resume/Block-Erase Confirm				
FFh	Read Array				

Table 3. Command-State Machine Codes for Device Mode Selection

[†] DQ0 is the least significant bit. DQ8–DQ15 can be any valid 2-state level.

command definition

Once a specific command code has been entered, the WSM executes an internal algorithm generating the necessary timing signals to program, erase, and verify data. See Table 4 for the CSM command definitions and data for each of the bus cycles.

Following the read-algorithm-selection-code command, two read cycles are required to access the manufacturer-equivalent code and the device-equivalent code. The codes are shown in Table 6, Table 7, and Table 8.



command definition (continued)

	BUS	FIRS	T BUS CYCL	SECOND BUS CYCLE			
COMMAND	CYCLES REQUIRED	OPERATION	ADDRESS	CSM INPUT	OPERATION	ADDRESS	DATA IN/OUT
		Read Op	perations	-		· · · · · · · · · · · · · · · · · · ·	
Read Array	1	Write	Х	FFh	Read	Х	Data Out
Read Algorithm-Selection Code	2	Write	Х	90h	Read	A0	M/D
Read Status Register	2	Write	Х	70h	Read	Х	SRB
Clear Status Register	1	Write	Х	50h			
		Progra	m Mode				
Program Setup/Program (byte/word)	2	Write	PA	40h or 10h	Write	PA	PD
Erase Operations							
Block-Erase Setup/ Block-Erase Confirm	2	Write	BEA	20h	Write	BEA	D0h
Erase-Suspend/ Erase-Resume	2	Write	х	B0h	Write	х	D0h

Table 4. Command Definitions

Legend:

BEA Block-erase address. Any address selected within a block selects that block for erase.

M/D Manufacturer-equivalent/device-equivalent code

PA Address to be programmed

PD Data to be programmed at PA

SRB Status-register data byte that can be found on DQ0-DQ7

X Don't care

status register

The status register allows determination of whether the state of a program/erase operation is pending or complete. The status register is monitored by writing a read-status command to the CSM and reading the resulting status code on I/O pins DQ0–DQ7. This is valid for operation in either the byte-wide or word-wide mode. When writing to the CSM in word-wide mode, the high-order I/O pins (DQ8–DQ15) can be set to any valid 2-state level. When reading the status bits during a word-wide read operation, the high-order I/Os (DQ8–DQ15) are set to 00h internally, so the user needs to interpret only the low-order I/O pins (D0–DQ7).

After a read-status command has been given, the data appearing on DQ0–DQ7 remains as status register data until a new command is issued to the CSM. To return the device to other modes of operation, a new command must be issued to the CSM.

Register data is updated on the falling edge of \overline{G} or \overline{E} . The latest falling edge of either of these two signals updates the latch within a given read cycle. Latching the data prevents errors from occurring should the register input change during a status-register read. To ensure that the status-register output contains updated status data, \overline{E} or \overline{G} must be toggled for each subsequent status read.

The status register provides the internal state of the WSM to the external microprocessor. During periods when the WSM is active, the status register can be polled to determine the WSM status. Table 5 defines the status-register bits and their functions.



status register (continued)

STATUS BIT	FUNCTION	DATA	COMMENTS
SB7	Write-state-machine status (WSMS)	1 = Ready 0 = Busy	If SB7 = 0 (busy), the WSM has not completed an erase or programming operation. If SB7 = 1 (ready), other polling operations can be performed. Until this occurs, the other status bits are not valid. If the WSM status bit shows busy (0), the user must toggle \vec{E} or \vec{G} periodically to determine when the WSM has completed an operation (SB7 = 1) since SB7 is not automatically updated at the completion of a WSM task.
SB6	Erase-suspend status (ESS)	 1 = Erase suspended 0 = Erase in progress or completed 	When an erase-suspend command is issued, the WSM halts execution and sets the ESS bit high (SB6 = 1), indicating that the erase operation has been suspended. The WSM status bit also is set high (SB7 = 1), indicating that the erase-suspend operation has been completed successfully. The ESS bit remains at a logic-high level until an erase-resume command is input to the CSM (code D0h).
SB5	Erase status (ES)	1 = Block-erase error 0 = Block-erase good	SB5 = 0 indicates that a successful block-erasure has occurred. SB5 = 1 indicates that an erase error has occurred. In this case, the WSM has completed the maximum allowed erase pulses determined by the internal algorithm, but this was insufficient to completely erase the device.
SB4	Program status (PS)	1 = Byte/word-program error 0 = Byte/word-program good	SB4 = 0 indicates successful programming has occurred at the addressed block location. $SB4 = 1$ indicates that the WSM was unable to program the addressed block location correctly.
SB3	V _{PP} status (V _{PP} S)	1 = Program abort: Vpp range error 0 = Vpp good	SB3 provides information on the status of Vpp during programming. If Vpp is lower than VppL after a program or erase command has been issued, SB3 is set to a 1, indicating that the programming operation is aborted. If Vpp is between VppH and VppL, SB3 is not set.
SB2- SB0	Reserved		SB2–SB0 are masked out when reading the status register.

Table 5. Status-Register Bit Definitions and Functions

byte-wide or word-wide mode selection

The memory array is divided into two parts: an upper-half that outputs data through I/O pins DQ8–DQ15, and a lower-half that outputs data through DQ0–DQ7. Device operation in either byte-wide or word-wide mode is user-selectable and is determined by the logic state of BYTE. When BYTE is at a logic-high level, the device is in the word-wide mode and data is written to or read from I/O pins DQ0–DQ15. When BYTE is at a logic-low level, the device is in the byte-wide mode and data is written to or read from I/O pins DQ0–DQ7. In the byte-wide mode, I/O pins DQ8–DQ14 are placed in the high-impedance state and DQ15/A₋₁ becomes the low-order address pin and selects either the upper- or lower-half of the array. Array data from the upper half (DQ8–DQ15) and the lower half (DQ0–DQ7) are multiplexed to appear on DQ0–DQ7. Table 6, Table 7, and Table 8 summarize operation modes.



SMJS826D – JANUARY 1996 – REVISED SEPTEMBER 1997

byte-wide or word-wide mode selection (continued)

MODE	WP	E	G	RP	W	A9	A0	VPP	DQ0-DQ15
Read	Х	VIL	VIL	VIH	VIH	Х	Х	Х	Data out
	х	VIL	VIL	VIH	VIH	VID	VIL	х	Manufacturer-equivalent code 0089h
Algorithm-selection mode	x	Mar	Mar	Maria	Maria	N/	Maria	v	Device-equivalent code 2274h (top boot block)
	X	VIL	VIL	VIH	VIH	VID	VIH	X	Device-equivalent code 2275h (bottom boot block)
Output disable	Х	VIL	VIH	VIH	VIH	Х	Х	Х	Hi-Z
Standby	Х	VIH	Х	VIH	Х	Х	Х	Х	Hi-Z
Reset/deep power-down	Х	Х	Х	VIL	Х	Х	Х	Х	Hi-Z
Write (see Note 2)	V _{IL} or VIH	VIL	VIH	V _{IH} or V _{HH}	VIL	Х	х	V _{PPL} or V _{PPH}	Data in

Table 6. Operation Modes for Word-Wide Mode (BYTE = VIH) (see Note 1)

NOTES: 1. X = don't care

2. When writing commands to the '28F200Axy, VPP must be in the appropriate VPP voltage range (as shown in the recommended operating conditions table for the product) for block-erase or program commands to be executed. Also, depending on the combination of RP and WP, the boot block can be secured and, therefore, is not programmable (see Table 2 for the combinations).

Table 7. Operation Modes for Byte-Wide Mode (BYTE = VIL) (see Note 1)

MODE	WP	Ē	G	RP	W	A9	A0	VPP	DQ15/A_1	DQ8-DQ14	DQ0-DQ7
Read lower byte	Х	VIL	VIL	VIH	VIH	Х	Х	Х	VIL	Hi-Z	Data out
Read upper byte	Х	VIL	VIL	VIH	VIH	Х	Х	Х	VIH	Hi-Z	Data out
	х	VIL	VIL	VIH	VIH	VID	VIL	х	х	Hi-Z	Manufacturer-equivalent code 89h
Algorithm-selection mode	x	N	N	N	M	N	N	x	x	11: 7	Device-equivalent code 74h (top boot block)
		VIL	VIL	VIH	VIH	VID	VIH			Hi-Z	Device-equivalent code 75h (bottom boot block)
Output disable	Х	VIL	VIH	VIH	VIH	Х	Х	Х	Х	Hi-Z	Hi-Z
Standby	Х	VIH	Х	VIH	Х	Х	Х	Х	Х	Hi-Z	Hi-Z
Reset/deep power-down	х	х	х	VIL	х	х	х	х	х	Hi-Z	Hi-Z
Write (see Note 2)	V _{IL} or VIH	VIL	VIH	V _{IH} or V _{HH}	VIL	х	х	V _{PPL} or V _{PPH}	х	Hi-Z	Data in

NOTES: 1. X = don't care

2. When writing commands to the '28F200Axy, VPP must be in the appropriate VPP voltage range (as shown in the recommended operating conditions table for the product) for block-erase or program commands to be executed. Also, depending on the combination of RP and WP, the boot block can be secured and, therefore, is not programmable (see Table 2 for the combinations).



SMJS826D - JANUARY 1996 - REVISED SEPTEMBER 1997

byte-wide or word-wide mode selection (continued)

MODE	WP	Ē	G	RP	W	A9	A0	VPP	DQ0-DQ7
Read	Х	VIL	VIL	VIH	VIH	Х	Х	Х	Data out
	х	VIL	VIL	VIH	VIH	VID	VIL	х	Manufacturer-equivalent code 89h
Algorithm-selection mode	×	Ma	Mar					v	Device-equivalent code 7Ch (top boot block)
	Х	VIL	VIL	VIH	VIH	VID	VIH	X	Device-equivalent code 7Dh (bottom boot block)
Output disable	Х	VIL	VIH	VIH	VIH	Х	Х	Х	Hi-Z
Standby	Х	VIH	Х	VIH	Х	Х	Х	Х	Hi-Z
Reset/deep power-down	Х	Х	Х	VIL	Х	Х	Х	Х	Hi-Z
Write (see Note 3)	V _{IL} or V _{IH}	VIL	VIH	V _{IH} or V _{HH}	VIL	х	х	V _{PPL} or V _{PPH}	Data in

Table 8. Operation Modes for '28F002Axy (see Note 1)

NOTES: 1. X = don't care

3. When writing commands to the '28F002Axy, VPP must be in the appropriate VPP voltage range (as shown in the recommended operating conditions table for the product) for block-erase or program commands to be executed. Also, depending on the combination of RP and WP, the boot block can be secured and, therefore, is not programmable (see Table 2 for the combinations).

command-state-machine operations

The CSM decodes instructions for read, read algorithm-selection code, read status register, clear status register, program, erase, erase-suspend, and erase-resume. The 8-bit command code is input to the device on DQ0-DQ7 (see Table 3 for CSM codes). During a program or erase cycle, the CSM informs the WSM that a program or erase cycle has been requested. During a program cycle, the WSM controls the program sequences and the CSM responds only to status reads.

During an erase cycle, the CSM responds to status-read and erase-suspend commands. When the WSM has completed its task, the WSM status bit (SB7) is set to a logic-high level and the CSM responds to the full command set. The CSM stays in the current command state until the microprocessor issues another command.

The WSM successfully initiates an erase or program operation only when VPP is within its correct voltage range. For data protection, it is recommended that RP be held at a logic-low level during a CPU reset.

clear status register

The internal circuitry can set only the VPP status (SB3), the program status bit (SB4), and the erase status bit (SB5) of the status register. The clear-status-register command (50h) allows the external microprocessor to clear these status bits and synchronize to internal operations. When the status bits are cleared, the device returns to the read-array mode.

read operations

There are three read operations available: read array, read algorithm-selection code, and read status register.

read array

The array level is read by entering the command code FFh on DQ0–DQ7. Control pins \overline{E} and \overline{G} must be at a logic-low level (V_{IL}) and \overline{W} and \overline{RP} must be at a logic-high level (V_{IH}) to read data from the array. Data is available on DQ0-DQ15 (word-wide mode) or DQ0-DQ7 (byte-wide mode). Any valid address within any of the blocks selects that block and allows data to be read from the block.



SMJS826D - JANUARY 1996 - REVISED SEPTEMBER 1997

read operations (continued)

read algorithm-selection code

> Algorithm-selection codes are read by entering command code 90h on DQ0-DQ7. Two bus cycles are required for this operation: the first to enter the command code and a second to read the device-equivalent code. Control pins \overline{E} and \overline{G} must be at a logic-low level (V_{II}), and \overline{W} and \overline{RP} must be at a logic-high level (VIH). Two identifier bytes are accessed by toggling A0. The manufacturer-equivalent code is obtained on DQ0-DQ7 with A0 at a logic-low level (VII). The device-equivalent code is obtained when A0 is set to a logic-high level (VIH). Alternatively, the manufacturer- and device-equivalent codes can be read by applying VID (nominally 12 V) to A9 and selecting the desired code by toggling A0 high or low. All other addresses are "don't cares" (see Table 4, Table 6, Table 7, and Table 8).

read status register

The status register is read by entering the command code 70h on DQ0–DQ7. Control pins \overline{E} and \overline{G} must be at a logic-low level (V_{II}) and \overline{W} and \overline{RP} must be at a logic-high level (V_{IH}). Two bus cycles are required for this operation: one to enter the command code and a second to read the status register. In a given read cycle, status register contents are updated on the falling edge of \overline{E} or \overline{G} , whichever occurs last within the cycle.

programming operations

There are two CSM commands for programming: program setup and alternate program setup (see Table 3). After the desired command code is entered, the WSM takes over and correctly sequences the device to complete the program operation. During this time, the CSM responds only to status reads until the program operation has been completed, after which all commands to the CSM become valid again. Once a program command has been issued, the WSM normally cannot be interrupted until the program algorithm is completed (see Figure 3 and Figure 4).

Taking RP to VIL during programming aborts the program operation. During programming, VPP must remain in the appropriate VPP voltage range, as shown in the recommended operating conditions table for the product. Note that different combinations of RP, WP and VPP pin voltage levels ensure that data in certain blocks are secure, and, therefore, cannot be programmed (see Table 2 for a list of combinations). Only 0s are written and compared during a program operation. If 1s are programmed, the memory cell contents do not change and no error occurs.

A program-setup command can be aborted by writing FFh (in byte-wide mode) or FFFFh (in word-wide mode) during the second cycle. After writing all 1s during the second cycle, the CSM responds only to status reads. When the SB7 is set to a logic-high level, signifying the nonprogram operation is terminated, all commands to the CSM become valid again.

erase operations

There are two erase operations that can be performed by the TMS28F002Axy and TMS28F200Axy devices: block-erase and erase-suspend/erase-resume. An erase operation must be used to initialize all bits in an array block to 1s. After block-erase-confirm is issued, the CSM responds only to status reads or erase-suspend commands until the WSM completes its task.

block erasure

Block erasure inside the memory array sets all bits within the addressed block to logic 1s. Erasure is accomplished only by blocks; data at single-address locations within the array cannot be erased individually. The block to be erased is selected by using any valid address within that block. Note that different combinations of RP, WP, and VPP pin voltage levels ensure that data in certain blocks are secure and, therefore, cannot be erased (see Table 2 for a list of combinations). Block erasure is initiated by a command sequence to the CSM: block-erase setup (20h) followed by block-erase confirm (D0h) (see Figure 5). A two-command erase sequence protects against accidental erasure of memory contents.



erase operations (continued)

Erase-setup and erase-confirm commands are latched on the rising edge of \overline{E} or \overline{W} , whichever occurs first. Block addresses are latched during the block-erase-confirm command on the rising edge of \overline{E} or \overline{W} (see Figure 14 and Figure 15). When the block-erase-confirm command is complete, the WSM automatically executes a sequence of events to complete the block erasure. During this sequence, the block is programmed with logic 0s, data is verified, all bits in the block are erased, and finally, verification is performed to ensure that all bits are erased correctly. Monitoring of the erase operation is possible through the status register (see the "read status register" paragraph in the "read operations" subsection).

• erase-suspend/erase-resume

During the execution of an erase operation, the erase-suspend command (B0h) can be entered to direct the WSM to suspend the erase operation. Once the WSM has reached the suspend state, it allows the CSM to respond only to the read-array, read-status-register, and erase-resume commands. During the erase-suspend operation, array data should be read from a block other than the one being erased. To resume the erase operation, an erase-resume command (D0h) must be issued to cause the CSM to clear the suspend state previously set (see Figure 5 and Figure 6).

automatic power-saving mode

Substantial power savings are realized during periods when the array is not being read and the device is in the active mode. During this time, the device switches to the automatic power-saving (APS) mode. When the device switches to this mode, I_{CC} is typically reduced from 40 mA to 1 mA ($I_{OUT} = 0$ mA). The low level of power is maintained until another read operation is initiated. In this mode, the I/O pins retain the data from the last memory address read until a new address is read. This mode is entered automatically if no address or control pins toggle within approximately a 200-ns time-out period. At least one transition on \overline{E} must occur after power up to activate this mode.

reset/deep power-down mode

Very low levels of power consumption can be attained by using a special pin, \overline{RP} , to disable internal device circuitry. When \overline{RP} is at a CMOS logic-low level of 0.0 V ± 0.2 V, a much lower I_{CC} value or power is achievable. This is important in portable applications where extended battery life is of major concern.

A recovery time is required when exiting from deep power-down mode. For a read-array operation, a minimum of $t_{d(RP)}$ is required before data is valid, and a minimum of $t_{rec(RPHE)}$ and $t_{rec(RPHW)}$ in deep power-down mode is required before data input to the CSM can be recognized. With \overline{RP} at ground, the WSM is reset and the status register is cleared, effectively eliminating accidental programming to the array during system reset. After restoration of power, the device does not recognize any operation command until \overline{RP} is returned to a V_{IH} or V_{HH} level.


Should \overline{RP} go low during a program or erase operation, the device powers down and, therefore, becomes nonfunctional. Data being written or erased at that time becomes invalid or indeterminate, requiring that the operation be performed again after power restoration.

power supply detection

 \overline{RP} must be connected to the system reset/power down signal to ensure that proper synchronization is maintained between the CPU and the flash memory operating modes. The default state after power up and exit from deep power-down mode is read array. \overline{RP} also is used to indicate that the power supply is stable so that the operating supply voltage can be established (3 V, 3.3 V, or 5 V). Figure 10 shows the proper power-up sequence. To reset the operating supply voltage, the device must be completely powered off (V_{CC} = 0 V) before the new supply voltage is detected.



SMJS826D - JANUARY 1996 - REVISED SEPTEMBER 1997



BUS OPERATION	COMMAND	COMMENTS			
Write	Write program setup	Data = 40h or 10h Addr = Address of byte to be programmed			
Write	Write data	Data = Byte to be programmed Addr = Address of byte to be programmed			
Read		Status-register data. Toggle G or E to update status register			
Standby		Check SB7 1 = Ready, 0 = Busy			
Repeat for subsequent bytes. Write FFh after the last byte-programming operation to reset the device to read-array mode.					

BUS OPERATION	COMMAND	COMMENTS
Standby		Check SB3 1 = Detect Vpp low (see Note B)
Standby		Check SB4 1 = Byte-program error (see Note C)

NOTES: A. Full status-register check can be done after each byte or after a sequence of bytes.


Byte-Program Passed

- B. SB3 must be cleared before attempting additional program/erase operations.
- C. SB4 is cleared only by the clear-status-register command, but it does not prevent additional program operation attempts.

Figure 3. Automated Byte-Programming Flow Chart



SMJS826D - JANUARY 1996 - REVISED SEPTEMBER 1997



?

Word-Program Passed

Yes

BUS OPERATION	COMMAND	COMMENTS			
Write	Write program setup	Data = 40h or 10h Addr = Address of word to be programmed			
Write	Write data	Data = Word to be programmed Addr = Address of word to be programmed			
Read	Status-register data. Toggle G or E to update status register.				
Standby	Check SB7 1 = Ready, 0 = Busy				
Repeat for subsequent words. Write FFh after the last word-programming operation to reset the device to read-array mode.					

BUS OPERATION	COMMAND	COMMENTS
Standby		Check SB3 1 = Detect Vpp low (see Note B)
Standby		Check SB4 1 = Word-program error (see Note C)

NOTES: A. Full status-register check can be done after each word or after a sequence of words.


B. SB3 must be cleared before attempting additional program/erase operations.

C. SB4 is cleared only by the clear-status-register command, but it does not prevent additional program operation attempts.

Figure 4. Automated Word-Programming Flow Chart



SMJS826D – JANUARY 1996 – REVISED SEPTEMBER 1997



BUS OPERATION	COMMAND	COMMENTS			
Write	Write erase setup	Data = 20h Block Addr =	Address within block to be erased		
Write	Erase	Data = D0h Block Addr =			
Read		Status- <u>registe</u> r data. Toggle G or E to update status register			
Standby		Check SB7 1 = Ready, 0 =	Busy		
Repeat for subsequent blocks. Write FFh after the last block-erase operation to reset the device to read-array mode					

BUS OPERATION	COMMAND	COMMENTS
Standby		Check SB3 1 = Detect Vpp low (see Note B)
Standby		Check SB4 and SB5 1 = Block-erase error
Standby		Check SB5 1 = Block-erase error (see Note C)


NOTES: A. Full status-register check can be done after each block or after a sequence of blocks.

- B. SB3 must be cleared before attempting additional program/erase operations.
- C. SB5 is cleared only by the clear-status register command in cases where multiple blocks are erased before full status is checked.

Figure 5. Automated Block-Erase Flow Chart



SMJS826D - JANUARY 1996 - REVISED SEPTEMBER 1997



BUS	COMMAND	COMMENTS
OPERATION	COMMAND	COMMENTO
Write	Erase- suspend	Data = B0h
Read		Status-register data. Toggle \overline{G} or \overline{E} to update status register.
Standby		Check SB7 1 = Ready
Standby		Check SB6 1 = Suspended
Write	Read memory	Data = FFh
Read		Read data from block other than that being erased.
Write	Erase- resume	Data = D0h

NOTE A: See block-erase flow chart for complete erasure procedure.

Figure 6. Erase-Suspend/Erase-Resume Flow Chart



SMJS826D - JANUARY 1996 - REVISED SEPTEMBER 1997

common electrical parameter

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]


	•		•	•	•	•	,
Supply voltage range	V _{CC} (see I	Note 4)					– 0.6 V to 7 V
Supply voltage range	V _{PP} (see I	Note 4)					– 0.6 V to 14 V
Input voltage range:	All inputs ex	cept A9,	RP			0	.6 V to V _{CC} + 1 V
	RP, A9 (see	Note 5)					- 0.6 V to 13.5 V
Output voltage range	(see Note 6	5)				0	.6 V to V _{CC} + 1 V
Operating free-air terr	perature ra	nge, T _A ,	during read	d/erase/prog	gram: L suff	ix	0°C to 70°C
					E suff	fix	– 40°C to 85°C
					Q suf	fix	– 40°C to 125°C
Storage temperature	range, T _{stg}						– 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 4. All voltage values are with respect to V_{SS}.

5. The voltage on any input or output can undershoot to -2 V for periods less than 20 ns. See Figure 8.

6. The voltage on any input or output can overshoot to 7 V for periods less than 20 ns. See Figure 9.



- NOTES: A. Cl includes probes and fixture capacitance
 - B. AC test conditions are driven at V_{IH} and V_{IL}. Timing measurements are made at V_{OH} and V_{OL} levels on both inputs and outputs. See Table 9 for values based on V_{CC} operating range.
 - C. Each device should have a $0.1-\mu$ F ceramic capacitor connected to V_{CC} and V_{SS} as closely as possible to the device pins.

Figure 7. Load Circuit and Voltage Waveforms




Figure 8. Maximum Negative Overshoot Waveform



common electrical parameter (continued)




Figure 9. Maximum Positive Overshoot Waveform

Table 9. AC Test Conditions

V _{CC} RANGE	I _{OL} (mA)	I _{OH} (mA)	Vz† (V)	V _{OL} (V)	V _{OH} (V)	V _{IL} (V)	V _{IH} (V)	C _L (pF)	^t f (ns)	t _r (ns)
5 V ± 10%	2.1	- 0.4	1.8	0.8	2.0	0.45	2.4	100	<10	<10
$3.3~V\pm0.3~V$	0.5	- 0.5	1.5	1.5	1.5	0.0	3.0	50	<10	<10
2.7 to 3.6 V	0.1	- 0.1	1.35	1.35	1.35	0.0	2.7	50	<10	<10

[†] V_Z is the value to which an output at high impedance will float. V_Z is calculated by the following equation: $V_Z = V_{OH} - I_{OH} (V_{OH} - V_{OL})/(I_{OH} - I_{OL})$.

capacitance over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Ci	Input capacitance	$f = 1 MHz, V_I = 0V$		8	рF
Co	Output capacitance	$V_{O} = 0 V$, f = 1 MHz		12	рF



TMS28F002ASy and TMS28F200ASy

The TMS28F002ASy and the TMS28F200ASy configurations have the auto-select feature that allows alternative read and program/erase voltages. Memory reads can be performed using $V_{CC} = 3.3$ V for optimum power consumption or at $V_{CC} = 5$ V, for device performance. Erasing or programming the device can be accomplished with 5-V V_{PP}, which eliminates having to use a 12-V source and/or in-system voltage converters. Alternatively, 12-V V_{PP} operation exists for systems that already have a 12-V power supply, which provides faster programming and erasing times. These configurations are offered in two different temperature ranges: 0° C to 70° C and -40° C to 85° C.

				MIN	NOM	MAX	UNIT
	O		3.3-V V _{CC} range	3	3.3	3.6	
VCC	Supply voltage	During write/read/erase/erase suspend	5-V V _{CC} range	4.5	5	5.5	V
		During read only (VPPL)	VPPL	0		6.5	
VPP	Supply voltage		5-V VPP range	4.5	5	5.5	V
		During write/erase/erase suspend	12-V VPP range	11.4	12	12.6	
		3.3-V V _{CC} range		2		V _{CC} + 0.5	
V	High-level dc		CMOS	V _{CC} – 0.2		V _{CC} + 0.2	v
VIH	input voltage		TTL	2		V _{CC} + 0.3	Ň
		5-V V _{CC} range	CMOS	V _{CC} – 0.2		V _{CC} + 0.2	1
			TTL	- 0.5		0.8	
¥	Low-level dc input	3.3-V V _{CC} range	CMOS	V _{SS} - 0.2		V _{SS} + 0.2	v
VIL	voltage		TTL	- 0.3		0.8	ľ
		5-V V _{CC} range	CMOS	V _{SS} – 0.2		V _{SS} + 0.2	
VLKO	V _{CC} lock-out voltage	ge from write/erase (see Note 7)	-	2			V
VHH	RP unlock voltage			11.4	12	13	V
VPPLK	VPP lock-out voltag	e from write/erase		0		1.5	V
т.			L suffix	0		70	°C
Τ _Α	T _A Operating free-air temperature during read/erase/program	E suffix	- 40		85	°C	

recommended operating conditions for TMS28F002ASy and TMS28F200ASy

NOTE 7: Minimum value at $T_A = 25^{\circ}C$.

word/byte typical write and block-erase performance for TMS28F002ASy and TMS28F200ASy (see Notes 8 and 9)

		Ę	5-V V _{PP}	RANGE			12-V V _{PP} RANGE								
PARAMETER		3-V V _{CC} RANGE)	5-V V _{CC} RANGE				8.3-V V _C RANGE			5-V V _{CC} RANGE				
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
Main block erase time		2.4			1.9			1.3			1.1	14			
Main block byte-program time		1.7			1.4			1.6			1.2	4.2			
Main block word-program time		1.1			0.9			0.8			0.6	2.1			
Parameter/boot-block erase time	0.84		0.8		0.44				0.34	7					

NOTES: 8. Typical values shown are at $T_A = 25^{\circ}C$ and nominal conditions

9. Excludes system-level overhead (all times in seconds)



electrical characteristics for TMS28F002ASy and TMS28F200ASy over recommended ranges of supply voltage and operating free-air temperature using test conditions given in Table 9 (unless otherwise noted)

	PARAMETER		TEST CONDITIO	DNS	MIN	MAX	UNIT	
		TTL	$V_{CC} = V_{CC} MIN, I_{OH} = -2.5 m$	٩	2.4		V	
Vон	High-level dc output voltage	CMOS	V _{CC} = V _{CC} MIN, I _{OH} = - 100 μ.	٩	V _{CC} – 0.4		V	
Vol	Low-level dc output voltage		$V_{CC} = V_{CC} MIN, I_{OL} = 5.8 mA$			0.45	V	
VID	A9 selection code voltage		During read algorithm-selection	mode	11.4	12.6	V	
Ιį	Input current (leakage), except for $A9 = V_{ID}$ (see Note 10)	A9 when	$\frac{V_{CC} = V_{CC} \text{ MAX, } V_{I} = 0 \text{ V to } V_{C}}{\text{RP} = V_{HH}}$	CC MAX,		±1	μΑ	
ID	A9 selection code current		$A9 = V_{ID}$			500	μΑ	
I _{RP}	RP boot-block unlock current		RP = V _{HH}			500	μΑ	
lO	Output current (leakage)		$V_{CC} = V_{CC} MAX, V_O = 0 V to V$	CC MAX		±10	μA	
	V standby surrent (standby)			3.3-V V _{CC} range		15		
IPPS	VPP standby current (standby)		VPP ≤ VCC	5-V V _{CC} range		10		
	VPP supply current (reset/deep			3.3-V V _{CC} range		A		
PPL	power-down mode)		$\overline{\text{RP}} = \text{V}_{SS} \pm 0.2 \text{ V}, \text{V}_{PP} \leq \text{V}_{CC}$		5	μA		
				3.3-V V _{CC} range		200	A	
IPP1	Vpp supply current (active read)		VPP ≥ VCC		200	μA		
				5-V Vpp range, 3.3-V V _{CC} range		30		
I	Vpp supply current (active byte-w	rrite)		5-V Vpp range, 5-V V _{CC} range		25	~	
IPP2	(see Notes 11 and 12)		Programming in progress	12-V Vpp range, 3.3-V V _{CC} range		25	mA	
				12-V V _{PP} range, 5-V V _{CC} range		20		
				5-V V _{PP} range, 3.3-V V _{CC} range		30		
I	Vpp supply current (active word-wri			5-V Vpp range, 5-V V _{CC} range		25	^	
IPP3	(see Notes 11 and 12)		Programming in progress	12-V Vpp range, 3.3-V V _{CC} range		25	mA	
				12-V V _{PP} range, 5-V V _{CC} range		20		

NOTES: 10. DQ15/A $_1$ is tested for output leakage only.

11. Characterization data available



SMJS826D - JANUARY 1996 - REVISED SEPTEMBER 1997

electrical characteristics for TMS28F002ASy and TMS28F200ASy over recommended ranges of supply voltage and operating free-air temperature, using test conditions given in Table 9 (unless otherwise noted) (continued)

	PARAMETER		TEST CONDITION	IS	MIN M	AX	UNIT
				5-V Vpp range, 3.3-V V _{CC} range		30	
IPP4	VPP supply current (block	erase)	Block-erase in progress	5-V VPP range, 5-V V _{CC} range		20	mA
'PP4	(see Notes 11 and 12)		block crase in progress	12-V V _{PP} range, 3.3-V V _{CC} range		25	ШA
				12-V Vpp range, 5-V V _{CC} range		15	
				5-V Vpp range, 3.3-V V _{CC} range	:	200	
	VPP supply current (erase	e-suspend)	Disely errors sumanded	5-V Vpp range, 5-V V _{CC} range	:	200	
IPP5	(see Notes 11 and 12)		Block-erase suspended	12-V V _{PP} range, 3.3-V V _{CC} range	:	200	μA
				12-V Vpp range, 5-V V _{CC} range	:	200	
		TTI input loval	VCC = VCC MAX,	3.3-V V _{CC} range		1.5	mA
1000	V _{CC} supply current	TTL-input level	$\frac{V_{CC} = V_{CC} MAX,}{E = RP = V_{IH}}$	5-V V _{CC} range		2	mA
	(standby)	CMOS-input level	<u>V_{CC} = V_{CC} MAX,</u>	3.3-V V _{CC} range		110	μA
			$E = RP = V_{CC} \pm 0.2$	5-V V _{CC} range		130	μA
ICCL	V _{CC} supply current (reset	/deep power-down	$\overline{RP} = V_{SS} \pm 0.2 V$	0°C to 70°C		8	μA
ICCL	mode)		$KF = VSS \pm 0.2 V$	– 40°C to 85°C		8	μΛ
		TTL-input level	$\overline{E} = V_{SS}, \overline{G} = V_{IH}, I_{OUT} = 0 \text{ mA},$ f = 5 MHz, 3.3-V V _{CC} range			30	mA
	V _{CC} supply current		$\overline{E} = V_{SS}, \overline{G} = V_{IH}, I_{OUT} = 0 \text{ mA},$ f = 10 MHz, 5-V V _{CC} range			65	IIIA
ICC1	(active read)	CMOS insut laure	$\overline{E} = V_{SS}, \overline{G} = V_{CC}, I_{OUT} = 0 \text{ mA},$ f = 5 MHz, 3.3-V V _{CC} range			30	A
		CMOS-input level	$\overline{E} = V_{SS}, \overline{G} = V_{CC}, I_{OUT} = 0 \text{ mA},$ f = 10 MHz, 5-V V _{CC} range			60	mA
				5-V V _{PP} range, 3.3-V V _{CC} range		30	
	V _{CC} supply current (activ	e byte-write)	V _{CC} = V _{CC} MAX,	5-V V _{PP} range, 5-V V _{CC} range		50	٣A
ICC2	(see Notes 11 and 12)		Programming in progress	12-V Vpp range, 3.3-V V _{CC} range		25	mA
				12-V Vpp range, 5-V V _{CC} range		45	

NOTES: 11. Characterization data available



electrical characteristics for TMS28F002ASy and TMS28F200ASy over recommended ranges of supply voltage and operating free-air temperature, using test conditions given in Table 9 (unless otherwise noted) (continued)

	PARAMETER	TEST CONDI	TIONS	MIN MAX	UNIT
			5-V VPP range, 3.3-V VCC range	30	
1	V _{CC} supply current (active word-write)	V _{CC} = V _{CC} MAX,	5-V Vpp range, 5-V V _{CC} range	50	
ICC3	(see Notes 11 and 12)	Programming in progress	12-V Vpp range, 3.3-V V _{CC} range	25	- mA
			12-V Vpp range, 5-V V _{CC} range	45]
			5-V Vpp range, 3.3-V V _{CC} range	30	
1	V _{CC} supply current (block-erase)	V _{CC} = V _{CC} MAX,	5-V Vpp range, 5-V V _{CC} range	35	
ICC4	(see Notes 11 and 12)	Block-erase in progress	12-V V _{PP} range, 3.3-V V _{CC} range	25	- mA
			12-V Vpp range, 5-V V _{CC} range	30	
1	V _{CC} supply current (erase-suspend)	$V_{CC} = V_{CC} MAX, \overline{E} = V_{IH},$	3.3-V V _{CC} range	8	
ICC5	CC5 (see Notes 11 and 12)	Block-erase suspended	5-V V _{CC} range	10	mA

NOTES: 11. Characterization data available



power-up and reset switching characteristics for TMS28F002ASy and TMS28F200ASy over recommended ranges of supply voltage (commercial and extended temperature ranges) (see Notes 11, 12, and 13) (see Table 9 and Figure 7)

				'28F002 '28F200				'28F002 '28F200				'28F002 '28F200			
	PARAMETER	ALT. SYMBOL	3.3-V RAN		5-V \ RAN		3.3-V RAN		5-V \ RAN		3.3-V RAN		5-V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t su(VCC)	Setup time, RP low to V _{CC} at 4.5 V MIN (to V _{CC} at 3 V MIN or 3.6 V MAX) (see Note 14)	^t PL5V ^t PL3V	0		0		0		0		0		0		ns
^t a(DV)	Access time from address valid to data valid for V_CC = 5 V \pm 10%	^t AVQV		110		60		130		70		150		80	ns
^t su(DV)	Setup time, \overline{RP} high to data valid for $V_{CC} = 5 \text{ V} \pm 10\%$	^t PHQV		800		450		800		450		800		450	ns
^t h(RP5)	Hold time, V _{CC} at 4.5 V (MIN) to $\overline{\text{RP}}$ high	^t 5VPH	2		2		2		2		2		2		μs
^t h(RP3)	Hold time, V_{CC} at 3 V (MIN) to \overline{RP} high	t3VPH	2		2		2		2		2		2		μs

NOTES: 11. Characterization data available

12. All ac current values are RMS unless otherwise noted.

13. \overline{E} and \overline{G} are switched low after power up.

14. The power supply can switch low concurrently with RP going low.

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

0

FLASH MEMORIES

Iemplate Release Date: 7

-11-94

switching characteristics for TMS28F002ASy and TMS28F200ASy over recommended ranges of supply voltage (commercial and extended temperature ranges) (see Table 9 and Figure 7)

read operations

				'28F002 '28F200				'28F002 '28F200				'28F002 '28F200			
	PARAMETER	ALT. SYMBOL	3.3-V RAN	V _{CC} GE	5-V \ RAN	/CC IGE	3.3-V RAN		5-V V RAN		3.3-V RAN		5-V N RAN	/CC IGE	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t a(A)	Access time from A0-A16 (see Note 15)	^t AVQV		110		60		130		70		150		80	ns
^t a(E)	Access time from E	^t ELQV		110		60		130		70		150		80	ns
t _{a(G)}	Access time from G	^t GLQV		65		35		80		40		90		40	ns
^t c(R)	Cycle time, read	tAVAV	110		60		130		70		150		80		ns
^t d(E)	Delay time, \overline{E} low to low-impedance output	^t ELQX	0		0		0		0		0		0		ns
^t d(G)	Delay time, \overline{G} low to low-impedance output	tGLQX	0		0		0		0		0		0		ns
^t dis(E)	Disable time, \overline{E} to high-impedance output	^t EHQZ		55		25		70		30		80		30	ns
^t dis(G)	Disable time, $\overline{\mathbf{G}}$ to high-impedance output	^t GHQZ		45		25		55		30		60		30	ns
^t h(D)	Hold time, DQ valid from A0–A16, \overline{E} , or \overline{G} , whichever occurs first (see Note 15)	t _{AXQX}	0		0		0		0		0		0		ns
^t su(EB)	Setup time, $\overline{\text{BYTE}}$ from $\overline{\text{E}}$ low	^t ELFL ^t ELFH		5		5		5		5		5		5	ns
^t d(RP)	Delay time, RP high to output	^t PHQV		800		450		800		450		800		450	ns
^t dis(BL)	Disable time, BYTE low to DQ8-DQ15 in high-impedance state	^t FLQZ		45		25		55		30		60		30	ns
^t a(BH)	Access time from BYTE going high	^t FHQV		110		60		130		70		150		80	ns

NOTE 15: A_{-1} – A16 for byte-wide

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

6

timing requirements for TMS28F002ASy and TMS28F200ASy over recommended ranges of supply voltage (commercial and extended temperature ranges)

write/erase operations — \overline{W} -controlled writes

					ASy60 ASy60			'28F002 '28F200	2ASy70 DASy70				2ASy80 DASy80		
		ALT. SYMBOL	3.3-V RAN		5-V \ RAN		3.3-V RAN		5-V N RAN		3.3-V RAN		5-V \ RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t c(W)	Cycle time, write	t _{AVAV}	110		60		130		70		150		80		ns
^t c(W)OP	Cycle time, duration of programming operation	^t WHQV1	6		6		6		6		6		6		μs
^t c(W)ERB	Cycle time, erase operation (boot block)	^t WHQV2	0.3		0.3		0.3		0.3		0.3		0.3		s
^t c(W)ERP	Cycle time, erase operation (parameter block)	twhqv3	0.3		0.3		0.3		0.3		0.3		0.3		s
^t c(W)ERM	Cycle time, erase operation (main block)	^t WHQV4	0.6		0.6		0.6		0.6		0.6		0.6		s
^t d(RPR)	Delay time, boot-block relock	^t PHBR		200		100		200		100		200		100	ns
^t h(A)	Hold time, A0-A16 (see Note 15)	^t WHAX	0		0		0		0		0		0		ns
^t h(D)	Hold time, DQ valid	^t WHDX	0		0		0		0		0		0		ns
^t h(E)	Hold time, E	tWHEH	0		0		0		0		0		0		ns
^t h(VPP)	Hold time, V _{PP} from valid status register bit	^t QVVL	0		0		0		0		0		0		ns
^t h(RP)	Hold time, RP at V _{HH} from valid status register bit	^t QVPH	0		0		0		0		0		0		ns
^t h(WP)	Hold time, \overline{WP} from valid status register bit	tWHPL	0		0		0		0		0		0		ns
^t su(WP)	Setup time, WP before write operation	^t ELPH	90		50		105		50		120		50		ns
t _{su(A)}	Setup time, A0-A16 (see Note 15)	t _{AVWH}	90		50		105		50		120		50		ns
t _{su(D)}	Setup time, DQ	^t DVWH	90		50		105		50		120		50		ns

NOTE 15: A_{-1} – A16 for byte-wide

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

timing requirements for TMS28F002ASy and TMS28F200ASy over recommended ranges of supply voltage (commercial and extended temperature ranges) (continued)

write/erase operations — \overline{W} -controlled writes (continued)

			28F002ASy60 28F200ASy60				'28F002 '28F200	-		'28F002ASy80 '28F200ASy80					
		ALT. SYMBOL	3.3-V RAN		5-V \ RAN		3.3-V RAN		5-V \ RAN		3.3-V RAN		5-V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{su(E)}	Setup time, \overline{E} before write operation	^t ELWL	0		0		0		0		0		0		ns
^t su(RP)	Setup time, RP at V _{HH} to W going high	^t PHHWH	200		100		200		100		200		100		ns
t _{su} (VPP)1	Setup time, V_{PP} to \overline{W} going high	^t VPWH	200		100		200		100		200		100		ns
tw(W)	Pulse duration, \overline{W} low	twlwh	90		50		105		50		120		50		ns
^t w(WH)	Pulse duration, \overline{W} high	tWHWL	20		10		25		20		30		30		ns
^t rec(RPHW)	Recovery time, \overline{RP} high to \overline{W} going low	^t PHWL	800		450		800		450		800		450		ns

NOTE 15: A_{-1} – A16 for byte-wide

TMS28F002Axy, TMS28F200Axy 262144 BY 8-BIT/131 BY 16-BIT AUTO-SELECT BOOT-BLOCK FLASH MEMORIES SMJS826D – JANUARY 1996 – REVISED SEPTEMBER 1997

timing requirements for TMS28F002ASy and TMS28F200ASy over recommended ranges of supply voltage (commercial and extended temperature ranges) **D**AS Mag Ģ

write/erase operations — \overline{E} -controlled writes

				'28F002 '28F200				'28F002 '28F200	2ASy70 DASy70			'28F002 '28F200			
		ALT. SYMBOL	3.3-V RAN		5-V \ RAN		3.3-V RAN		5-V \ RAN		3.3-V RAN		5-V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t c(E)	Cycle time, write	t _{AVAV}	110		60		130		70		150		80		ns
^t c(E)OP	Cycle time, duration of programming operation	^t EHQV1	6		6		6		6		6		6		μs
^t c(E)ERB	Cycle time, erase operation (boot block)	^t EHQV2	0.3		0.3		0.3		0.3		0.3		0.3		S
^t c(E)ERP	Cycle time, erase operation (parameter block)	^t EHQV3	0.3		0.3		0.3		0.3		0.3		0.3		S
^t c(E)ERM	Cycle time, erase operation (main block)	^t EHQV4	0.6		0.6		0.6		0.6		0.6		0.6		S
^t d(RPR)	Delay time, boot-block relock	^t PHBR		200		100		200		100		200		100	ns
^t h(A)	Hold time, A0-A16 (see Note 15)	^t EHAX	0		0		0		0		0		0		ns
^t h(D)	Hold time, DQ valid	^t EHDX	0		0		0		0		0		0		ns
^t h(W)	Hold time, \overline{W}	^t EHWH	0		0		0		0		0		0		ns
^t h (VPP)	Hold time, Vpp from valid status-register bit	^t QVVL	0		0		0		0		0		0		ns
^t h(RP)	Hold time, $\overline{\text{RP}}$ at V _{HH} from valid status-register bit	^t QVPH	0		0		0		0		0		0		ns
^t h(WP)	Hold time, WP from valid status register bit	^t WHPL	0		0		0		0		0		0		ns
^t su(WP)	Setup time, WP before write operation	^t ELPH	90		50		105		50		120		50		ns
^t su(A)	Setup time, A0-A16 (see Note 15)	^t AVEH	90		50		105		50		120		50		ns
t _{su(D)}	Setup time, DQ	^t DVEH	90		50		105		50		120		50		ns
t _{su(W)}	Setup time, \overline{W} before write operation	^t WLEL	0		0		0		0		0		0		ns
^t su(RP)	Setup time, RP at V _{HH} to E going high	^t PHHEH	200		100		200		100		200		100		ns
t _{su(VPP)2}	Setup time, V_{PP} to \overline{E} going high	^t VPEH	200		100		200		100		200		100		ns
^t w(E)	Pulse duration, E low	^t ELEH	90		50		105		50		120		50		ns

NOTE 15: A-1 – A16 for byte-wide

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

262144 B

ф В

131

072 BY 16-BIT

FLASH MEMORIES

TMS28F002Axy,

TMS28F200Axy

timing requirements for TMS28F002ASy and TMS28F200ASy over recommended ranges of supply voltage (commercial and extended temperature ranges) (continued)

write/erase operations — \overline{E} -controlled writes (continued)

		28F002A 28F200A					28F002 28F200		2ASy70 DASy70		²28F002ASy80 ²28F200ASy80				
		ALT. SYMBOL				5-V V _{CC} RANGE		3.3-V V _{CC} RANGE		5-V V _{CC} RANGE		V _{CC} GE	5-V V _{CC} RANGE		UNIT
			MIN		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t w(EH)	Pulse duration, \overline{E} high	^t EHEL	20		10		25		20		30		30		ns
^t rec(RPHE)	Recovery time, \overline{RP} high to \overline{E} going low	^t PHEL	800		450		800		450		800		450		ns

NOTE 15: A_{-1} – A16 for byte-wide

TMS28F002AEy and TMS28F200AEy

The TMS28F002AEy and the TMS28F200AEy configurations offer the auto-select feature of the TMS28F200ASy with an extended V_{CC} to a low 2.7-V to 3.6-V range (3-V nominal). Memory reads can be performed using a V_{CC} = 3 V, allowing for more efficient power consumption than the AS device.

recommended operating conditions for TMS28F002AEy and TMS28F200AEy

				MIN	NOM	MAX	UNIT
\/	Current unalte an		3-V V _{CC} range	2.7	3	3.6	
VCC	Supply voltage	During write/read/erase/erase-suspend	5-V V _{CC} range	4.5	5	5.5	V
		During read only (VPPL)	V _{PPL}	0		6.5	
VPP	Supply voltage	During write (groop (groop guopand	5-V V _{PP} range	4.5	5	5.5	V
		During write/erase/erase-suspend	12-V VPP range	11.4	12	12.6	1
			TTL	2		V _{CC} + 0.5	
	voltage		V _{CC} – 0.2		V _{CC} + 0.2	v	
VIH			2		V _{CC} + 0.3	Ň	
		5-V V _{CC} range	CMOS	V _{CC} – 0.2		V _{CC} + 0.2	
				- 0.5		0.8	
Ma	Low-level dc input	3-V V _{CC} range	CMOS	V _{SS} - 0.2		V _{SS} + 0.2	
VIL	voltage		TTL	- 0.3		0.8	V
		5-V V _{CC} range	CMOS	V _{SS} - 0.2		V _{SS} + 0.2	
VLKO	V _{CC} lock-out voltag	e from write/erase (see Note 7)		2			V
VHH	RP unlock voltage			11.4	12	13	V
VPPLK	VPP lock-out voltage	e from write/erase		0		1.5	V
т.	Operating free sints	L suffix	0		70	°C	
TA	Operating free-air te	mperature during read/erase/program	E suffix	- 40	-	85	°C

NOTE 7: Minimum value at $T_A = 25^{\circ}C$.

word/byte typical write and block-erase performance for TMS28F002AEy and TMS28F200AEy (see Notes 8 and 9)

		5	5-V V _{PP}	RANGE			12-V VPP RANGE							
PARAMETER	3-V V _{CC} RANGE			5-V V _{CC} RANGE				3-V V _{CC} RANGE		5-V V _{CC} RANGE				
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
Main block erase time		2.4			1.9		1.3				1.1	14		
Main block byte-program time		1.7		1.4		1.6				1.2	4.2			
Main block word-program time		1.1		0.9		0.8				0.6	2.1			
Parameter/boot block-erase time		0.84		0.8		0.44				7				

NOTES: 8. Typical values shown are at T_{A} = 25°C and nominal conditions.

9. Excludes system-level overhead (all times in seconds)



electrical characteristics for TMS28F002AEy and TMS28F200AEy over recommended ranges of supply voltage and operating free-air temperature, using test conditions given in Table 9 (unless otherwise noted)

	PARAMETER		TEST CONDITION	DNS	MIN	MAX	UNIT
		TTL	$V_{CC} = V_{CC} MIN, I_{OH} = -2.5 m$	٩	2.4		V
Vон	High-level dc output voltage	CMOS	V _{CC} = V _{CC} MIN, I _{OH} = - 100 μ.	٩	V _{CC} - 0.4		V
Vol	Low-level dc output voltage		$V_{CC} = V_{CC} MIN, I_{OL} = 5.8 mA$			0.45	V
Vid	A9 selection code voltage		During read algorithm-selection	11.4	12.6	V	
I	Input current (leakage), except for $A9 = V_{ID}$ (see Note 10)	A9 when	$V_{CC} = V_{CC} MAX, V_I = 0 V \text{ to } V_C$		±1	μΑ	
ID	A9 selection code current		A9 = V _{ID}			500	μA
IRP	RP boot-block unlock current		RP = V _{HH}			500	μA
10	Output current (leakage)		$V_{CC} = V_{CC} MAX, V_{O} = 0 V to V$	CC MAX		±10	μA
				3-V V _{CC} range		15	
IPPS	VPP standby current (standby)		VPP ≤ VCC	5-V V _{CC} range		10	μA
	Vpp supply current (reset/deep			3-V V _{CC} range		5	
PPL	power-down mode)		$\overline{\text{RP}} = V_{SS} \pm 0.2 \text{ V}, \text{ V}_{PP} \leq V_{CC}$	5-V V _{CC} range		5	μA
				3-V V _{CC} range		200	
IPP1	VPP supply current (active read)		VPP ≥ VCC	5-V V _{CC} range		200	μA
				5-V V _{PP} range, 3-V V _{CC} range		30	
	Vpp supply current (active byte-w	rite)		5-V VPP range, 5-V V _{CC} range		25	
IPP2	(see Notes 11 and 12)	,	Programming in progress	12-V V _{PP} range, 3-V V _{CC} range		25	mA
				12-V V _{PP} range, 5-V V _{CC} range	a 5 b 5 c 200 c 25 ee, 25 ee, 20 c 30 c 30 c 30		
				5-V VPP range, 3-V V _{CC} range		30	
	Vpp supply current (active word-v	vrite)		5-V V _{PP} range, 5-V V _{CC} range	25		
IPP3	(see Notes 11 and 12)		Programming in progress	12-V VPP range, 3-V V _{CC} range		25	
				12-V V _{PP} range, 5-V V _{CC} range		20	

NOTES: 10. DQ15/A $_1$ is tested for output leakage only.

11. Characterization data available



SMJS826D - JANUARY 1996 - REVISED SEPTEMBER 1997

electrical characteristics for TMS28F002AEy and TMS28F200AEy over recommended ranges of supply voltage and operating free-air temperature, using test conditions given in Table 9 (unless otherwise noted) (continued)

	PARAMETER		TEST CONDITION	IS	MIN MAX	UNIT
				5-V Vpp range, 3-V V _{CC} range	30	
IPP4	VPP supply current (block	erase)	Block-erase in progress	5-V VPP range, 5-V V _{CC} range	20	mA
PP4	(see Notes 11 and 12)		Diock-erase in progress	12-V Vpp range, 3-V V _{CC} range	25	
				12-V Vpp range, 5-V V _{CC} range	15	
				5-V Vpp range, 3-V V _{CC} range	200	
I	Vpp supply current (erase-suspend)			5-V Vpp range, 5-V V _{CC} range	200]
IPP5	(see Notes 11 and 12)		Block-erase suspended	12-V V _{PP} range, 3-V V _{CC} range	200	μA
				12-V Vpp range, 5-V V _{CC} range	200	
Iccs		TTL-input level 3-V V _{CC} range		3-V V _{CC} range	1.5	mA
	V _{CC} supply current	TTL-Input level	$V_{CC} = V_{CC}MAX,$	5-V V _{CC} range	2	mA
	(standby)	CMOS-input level	$\frac{V_{CC} = V_{CC}MAX}{E = RP = V_{IH}}$	3-V V _{CC} range	110	μA
				5-V V _{CC} range	130	μA
ICCL	V _{CC} supply current (reset	/deep power-down	RP = V _{SS} ± 0.2 V	8	μA	
UCL	mode)		$KF = VSS \pm 0.2 V$	– 40°C to 85°C	8	μΛ
		TTL-input level	$\overline{E} = V_{IL}, \overline{G} = V_{IH}, I_{OUT} = 0 \text{ mA},$ f = 5 MHz, 3-V V _{CC} range		30	mA
1	V _{CC} supply current		$\overline{E} = V_{IL}, \overline{G} = V_{IH}, I_{OUT} = 0 \text{ mA},$ f = 10 MHz, 5-V V _{CC} range		65	
ICC1	(active read)	CMOS input lous	$\overline{E} = V_{SS}, \ \overline{G} = V_{CC}, I_{OUT} = 0 \text{ mA},$ f = 5 MHz, 3-V V _{CC} range		30	A
		CMOS-input level	$\overline{E} = V_{SS}, \overline{G} = V_{CC}, I_{OUT} = 0 \text{ mA},$ f = 10 MHz, 5-V V _{CC} range		60	- mA
				5-V V _{PP} range, 3-V V _{CC} range	30	
1000	V _{CC} supply current (activ	e byte-write)	V _{CC} = V _{CC} MAX,	5-V V _{PP} range, 5-V V _{CC} range	50	mA
ICC2	(see Notes 11 and 12)		Programming in progress	12-V V _{PP} range, 3-V V _{CC} range	25	
				12-V Vpp range, 5-V V _{CC} range	45	

NOTES: 11. Characterization data available



electrical characteristics for TMS28F002AEy and TMS28F200AEy over recommended ranges of supply voltage and operating free-air temperature, using test conditions given in Table 9 (unless otherwise noted) (continued)

	PARAMETER	TEST CONDIT	IONS	MIN N	IAX	UNIT
			5-V VPP range, 3-V V _{CC} range		30	
1	V _{CC} supply current (active word-write)	V _{CC} = V _{CC} MAX,	5-V V _{PP} range, 5-V V _{CC} range		50	~ ^
	(see Notes 11 and 12)	Programming in progress	12-V Vpp range, 3-V V _{CC} range		25	mA
			12-V Vpp range, 5-V V _{CC} range		45	
			5-V Vpp range, 3-V V _{CC} range		30	
1	V _{CC} supply current (block-erase)	V _{CC} = V _{CC} MAX,	5-V Vpp range, 5-V V _{CC} range		35	mA
ICC4	(see Notes 11 and 12)	Block-erase in progress	12-V V _{PP} range, 3-V V _{CC} range		25	ША
			12-V Vpp range, 5-V V _{CC} range		30	
1	V _{CC} supply current (erase-suspend)	$V_{CC} = V_{CC} MAX, \overline{E} = V_{IH},$	3-V V _{CC} range		8	
ICC5	(see Notes 11 and 12)	Block-erase suspended	5-V V _{CC} range		10	mA

NOTES: 11. Characterization data available



power-up and reset switching characteristics for TMS28F002AEy and TMS28F200AEy over recommended ranges of supply voltage (commercial and extended temperature ranges) (see Notes 11, 12, and 13) (see Table 9 and Figure 7)

	PARAMETER		² 28F002AEy60 ² 28F200AEy60				²28F002AEy70 ²28F200AEy70				28F002AEy80 28F200AEy80				
			3-V V _{CC} RANGE		5-V V _{CC} RANGE		3-V V _{CC} RANGE		5-V V _{CC} RANGE		3-V V _{CC} RANGE		5-V V _{CC} RANGE		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t su(VCC)	Setup time, $\overline{\text{RP}}$ low to V _{CC} at 4.5 V MIN (to V _{CC} at 3 V MIN or 3.6 V MAX) (see Note 14)	^t PL5V ^t PL3V	0		0		0		0		0		0		ns
^t a(DV)	Access time from address valid to data valid for V _{CC} = 5 V \pm 10% (see Note 14)	^t AVQV		110		60		130		70		150		80	ns
^t su(DV)	Setup time, \overline{RP} high to data valid for $V_{CC} = 5 V \pm 10\%$ (see Note 14)	^t PHQV		800		450		800		450		800		450	ns
^t h(RP5)	Hold time, V _{CC} at 4.5 V (MIN) to $\overline{\text{RP}}$ high	^t 5VPH	2		2		2		2		2		2		μs
^t h(RP3)	Hold time, V _{CC} at 3 V (MIN) to $\overline{\text{RP}}$ high	t3VPH	2		2		2		2		2		2		μs

NOTES: 11. Characterization data available

12. All ac current values are RMS unless otherwise noted.

13. \overline{E} and \overline{G} are switched low after power up.

14. The power supply can switch low concurrently with \overline{RP} going low.

262144

σ

131072

BY

16-BIT

ASH MEMORIES

Ģ

TMS28F002Axy,

TMS28F200Axy

switching characteristics for TMS28F002AEy and TMS28F200AEy over recommended ranges of supply voltage (commercial and extended temperature ranges) (see Table 9 and Figure 7)

read operations

				'28F002 '28F200				'28F002 '28F200				'28F002 '28F200			
	PARAMETER	ALT. SYMBOL	3.3-V RAN	V _{CC} IGE	5-V V RAN	/CC IGE	3.3-V RAN		5-V V RAN		3.3-V RAN		5-V V RAN	/CC IGE	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t a(A)	Access time from A0-A16 (see Note 15)	^t AVQV		110		60		130		70		150		80	ns
^t a(E)	Access time from E	^t ELQV		110		60		130		70		150		80	ns
t _{a(G)}	Access time from G	^t GLQV		65		35		80		40		90		40	ns
^t c(R)	Cycle time, read	tAVAV	110		60		130		70		150		80		ns
^t d(E)	Delay time, \overline{E} low to low-impedance output	^t ELQX	0		0		0		0		0		0		ns
^t d(G)	Delay time, \overline{G} low to low-impedance output	^t GLQX	0		0		0		0		0		0		ns
^t dis(E)	Disable time, \overline{E} to high-impedance output	^t EHQZ		55		25		70		30		80		30	ns
^t dis(G)	Disable time, $\overline{\mathbf{G}}$ to high-impedance output	^t GHQZ		45		25		55		30		60		30	ns
^t h(D)	Hold time, DQ valid from A0–A16, \overline{E} , or \overline{G} , whichever occurs first (see Note 15)	^t AXQX	0		0		0		0		0		0		ns
^t su(EB)	Setup time, \overline{BYTE} from \overline{E} low	^t ELFL ^t ELFH		5		5		5		5		5		5	ns
^t d(RP)	Output delay time from RP high	^t PHQV		800		450		800		450		800		450	ns
^t dis(BL)	Disable time, BYTE low to DQ8–DQ15 in high-impedance state	^t FLQZ		45		25		55		30		60		30	ns
^t a(BH)	Access time from BYTE going high	^t FHQV		110		60		130		70		150		80	ns

NOTE 15: A₁ – A16 for byte-wide

timing requirements for TMS28F002AEy and TMS28F200AEy over recommended ranges of supply voltage (commercial and extended temperature ranges)

write/erase operations — \overline{W} -controlled writes

				'28F002 '28F200				'28F002 '28F200				'28F002 '28F200	2AEy80 DAEy80		
		ALT. SYMBOL	3.3-V RAN		5-V \ RAN		3.3-V RAN		5-V \ RAN		3.3-V RAN		5-V \ RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t c(W)	Cycle time, write	tavav	110		60		130		70		150		80		ns
^t c(W)OP	Cycle time, duration of programming operation	^t WHQV1	6		6		6		6		6		6		μs
^t c(W)ERB	Cycle time, erase operation (boot block)	^t WHQV2	0.3		0.3		0.3		0.3		0.3		0.3		S
^t c(W)ERP	Cycle time, erase operation (parameter block)	^t WHQV3	0.3		0.3		0.3		0.3		0.3		0.3		s
^t c(W)ERM	Cycle time, erase operation (main block)	^t WHQV4	0.6		0.6		0.6		0.6		0.6		0.6		s
^t d(RPR)	Delay time, boot-block relock	^t PHBR		200		100		200		100		200		100	ns
^t h(A)	Hold time, A0-A16 (see Note 15)	^t WHAX	0		0		0		0		0		0		ns
^t h(D)	Hold time, DQ valid	^t WHDX	0		0		0		0		0		0		ns
^t h(E)	Hold time, E	^t WHEH	0		0		0		0		0		0		ns
^t h(VPP)	Hold time, V _{PP} from valid status register bit	^t QVVL	0		0		0		0		0		0		ns
^t h(RP)	Hold time, RP at V _{HH} from valid status register bit	^t QVPH	0		0		0		0		0		0		ns
^t h(WP)	Hold time, WP from valid status register bit	tWHPL	0		0		0		0		0		0		ns
^t su(WP)	Setup time, WP before write operation	^t ELPH	90		50		105		50		120		50		ns
t _{su(A)}	Setup time, A0-A16 (see Note 15)	^t AVWH	90		50		105		50		120		50		ns
t _{su(D)}	Setup time, DQ	^t DVWH	90		50		105		50		120		50		ns

NOTE 15: A_{-1} – A16 for byte-wide

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

timing requirements for TMS28F002AEy and TMS28F200AEy over recommended ranges of supply voltage (commercial and extended temperature ranges) (continued)

write/erase operations — \overline{W} -controlled writes (continued)

				'28F002 '28F200				'28F002 '28F200				'28F002 '28F200			
		ALT. SYMBOL	3.3-V RAN		5-V N RAN		3.3-V RAN		5-V \ RAN		3.3-V RAN		5-V V RAN		UNIT
			MIN	IN MAX MI		MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{su(E)}	Setup time, \overline{E} before write operation	^t ELWL	0		0		0		0		0		0		ns
^t su(RP)	Setup time, RP at V _{HH} to W going high	^t PHHWH	200		100		200		100		200		100		ns
t _{su} (VPP)1	Setup time, V_{PP} to \overline{W} going high	^t VPWH	200		100		200		100		200		100		ns
tw(W)	Pulse duration, \overline{W} low	twlwh	90		50		105		50		120		50		ns
^t w(WH)	Pulse duration, \overline{W} high	tWHWL	20		10		25		20		30		30		ns
^t rec(RPHW)	Recovery time, \overline{RP} high to \overline{W} going low	^t PHWL	800		450		800		450		800		450		ns

NOTE 15: A_{-1} – A16 for byte-wide

TMS28F002Axy, TMS28F200Axy 262144 BY 8-BIT/131 BY 16-BIT AUTO-SELECT BOOT-BLOCK FLASH MEMORIES SMJS826D – JANUARY 1996 – REVISED SEPTEMBER 1997

timing requirements for TMS28F002AEy and TMS28F200AEy over recommended ranges of supply voltage (commercial and extended temperature ranges) (continued) 262144 BY 8-BIT/131072 BY 16-BIT AUTO-SELECT BOOT-BLOCK FLASH MEMORIES

write/erase operations — \overline{E} -controlled writes

				'28F002 '28F200				'28F002 '28F200				'28F002 '28F200			
		ALT. SYMBOL	3.3-V RAN		5-V \ RAN		3.3-V RAN		5-V \ RAN		3.3-V RAN		5-V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t c(E)	Cycle time, write	t _{AVAV}	110		60		130		70		150		80		ns
^t c(E)OP	Cycle time, duration of programming operation	^t EHQV1	6		6		6		6		6		6		μs
^t c(E)ERB	Cycle time, erase operation (boot block)	^t EHQV2	0.3		0.3		0.3		0.3		0.3		0.3		S
^t c(E)ERP	Cycle time, erase operation (parameter block)	^t EHQV3	0.3		0.3		0.3		0.3		0.3		0.3		s
^t c(E)ERM	Cycle time, erase operation (main block)	^t EHQV4	0.6		0.6		0.6		0.6		0.6		0.6		s
^t d(RPR)	Delay time, boot-block relock	^t PHBR		200		100		200		100		200		100	ns
^t h(A)	Hold time, A0-A16 (see Note 15)	^t EHAX	0		0		0		0		0		0		ns
^t h(D)	Hold time, DQ valid	^t EHDX	0		0		0		0		0		0		ns
^t h(W)	Hold time, W	^t EHWH	0		0		0		0		0		0		ns
^t h (VPP)	Hold time, V _{PP} from valid status-register bit	^t QVVL	0		0		0		0		0		0		ns
^t h(RP)	Hold time, \overline{RP} at V_{HH} from valid status-register bit	^t QVPH	0		0		0		0		0		0		ns
^t h(WP)	Hold time, WP from valid status register bit	tWHPL	0		0		0		0		0		0		ns
^t su(WP)	Setup time, WP before write operation	^t ELPH	90		50		105		50		120		50		ns
^t su(A)	Setup time, A0-A16 (see Note 15)	^t AVEH	90		50		105		50		120		50		ns
^t su(D)	Setup time, DQ	^t DVEH	90		50		105		50		120		50		ns
t _{su(W)}	Setup time, \overline{W} before write operation	tWLEL	0		0		0		0		0		0		ns
^t su(RP)	Setup time, RP at V _{HH} to E going high	^t PHHEH	200		100		200		100		200		100		ns
t _{su} (VPP)2	Setup time, V_{PP} to \overline{E} going high	^t VPEH	200		100		200		100		200		100		ns
^t w(E)	Pulse duration, E low	^t ELEH	90		50		105		50		120		50		ns

NOTE 15: A₁ – A16 for byte-wide

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

TMS28F002Axy, TMS28F200Axy

timing requirements for TMS28F002AEy and TMS28F200AEy over recommended ranges of supply voltage (commercial and extended temperature ranges) (continued)

write/erase operations — \overline{E} -controlled writes (continued)

				'28F002 '28F200					2AEy70 DAEy70			'28F002 '28F200			
		ALT. SYMBOL		ANGE RA		/CC GE	3.3-V RAN		5-V V RAN		3.3-V RAN		5-V \ RAN		UNIT
			MIN			MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t w(EH)	Pulse duration, \overline{E} high	^t EHEL	20		10		25		20		30		30		ns
^t rec(RPHE)	Recovery time, \overline{RP} high to \overline{E} going low	^t PHEL	800		450		800		450		800		450		ns

NOTE 15: A_{-1} – A16 for byte-wide

TMS28F002AMy and TMS28F200AMy

The TMS28F002AMy and TMS28F200AMy configurations offer a 3-V or 5-V memory read with a 12-V program and erase. These configurations are intended for low 3.3-V reads and the fast programming offered with the 12-V V_{PP} and 5-V V_{CC}. The configurations are offered in two different temperature ranges: 0°C to 70°C and -40°C to 85°C.

recommended operating conditions for TMS28F002AMy and TMS28F200AMy

				MIN	NOM	MAX	UNIT
Vee	Supply voltogo	During write /read/areas/areas avenand	3.3-V V _{CC} range	3	3.3	3.6	V
Vcc	Supply voltage	During write/read/erase/erase-suspend	5-V V _{CC} range	4.5	5	5.5	v
	Supply voltage	During read only (VPPL)	V _{PPL}	0		6.5	V
VPP	Supply voltage	During write/erase/erase-suspend	12-V VPP range	11.4	12	12.6	v
			TTL	2		V _{CC} + 0.5	
	High-level dc input	3.3-V V _{CC} range	CMOS	V _{CC} – 0.2		V _{CC} + 0.2	V
VIH	voltage		TTL	2		V _{CC} + 0.3	v
		5-V V _{CC} range	CMOS	V _{CC} – 0.2		V _{CC} + 0.2	
			TTL	- 0.5		0.8	
	Low-level dc input	3.3-V V _{CC} range	CMOS	V _{SS} -0.2		V _{SS} + 0.2	V
VIL	voltage		TTL	- 0.3		0.8	v
		5-V V _{CC} range	CMOS	V _{SS} – 0.2		V _{SS} + 0.2	
VLKO	V _{CC} lock-out voltag	e from write/erase	-	2			V
VHH	RP unlock voltage			11.4	12	13	V
VPPLK	VPP lock-out voltage	e from write/erase		0		1.5	V
-			L suffix	0		70	°C
Τ _Α	Operating free-air te	mperature during read/erase/program	E suffix	- 40		85	°C

NOTE 7:. Minimum value at $T_A = 25^{\circ}C$.

word/byte typical write and block-erase performance for TMS28F002AMy and TMS28F200AMy (see Notes 8 and 9)

		12-V	V _{PP} RA	NGE	
PARAMETER		.3-V V _C RANGE		5-V \ RAN	
	MIN	TYP	MAX	TYP	MAX
Main block erase time		1.3		1.1	14
Main block byte-program time		1.6		1.2	4.2
Main block word-program time		0.8		0.6	2.1
Parameter/boot block-erase time		0.44		0.34	7

NOTES: 8. Typical values shown are at $T_A = 25^{\circ}C$ and nominal conditions.

9. Excludes system-level overhead (all times in seconds).



electrical characteristics for TMS28F002AMy and TMS28F200AMy over recommended ranges of supply voltage and operating free-air temperature, using test conditions given in Table 9 (unless otherwise noted)

	PARAMETER		TEST CONDITIC	ONS	MIN	MAX	UNIT
M		TTL	$V_{CC} = V_{CC}MIN$, $I_{OH} = -2.5 m$	A	2.4		V
VOH	High-level dc output voltage	CMOS	$V_{CC} = V_{CC}MIN$, $I_{OH} = -100 \mu M$	A	V _{CC} – 0.4		V
VOL	Low-level dc output voltage		$V_{CC} = V_{CC}MIN$, $I_{OL} = 5.8 \text{ mA}$			0.45	V
VID	A9 selection code voltage		During read algorithm-selection	mode	11.4	12.6	V
I	Input current (leakage), except for A9 = V _{ID} (see Note 10)	A9 when	$V_{CC} = V_{CC}MAX, V_I = 0 V \text{ to } V_C$	_C MAX, RP = V _{HH}		±1	μΑ
IID	A9 selection code current		A9 = V _{ID}			500	μA
IRP	RP boot-block unlock current		RP = V _{HH}			500	μΑ
lo	Output current (leakage)		$V_{CC} = V_{CC}MAX, V_{O} = 0 V to V_{O}$	CCMAX		±10	μA
				3.3-V V _{CC} range		15	A
IPPS	Vpp standby current (standby)		VPP ≤ VCC	5-V V _{CC} range		10	μA
1	VPP supply current (reset/deep			3.3-V V _{CC} range		5	
IPPL	power-down mode)		$\overline{\text{RP}} = \text{V}_{SS} \pm 0.2 \text{ V}, \text{V}_{PP} \leq \text{V}_{CC}$	5-V V _{CC} range		5	μA
lan (3.3-V V _{CC} range		200	
IPP1	Vpp supply current (active read)		VPP ≥ VCC	5-V V _{CC} range		200	μA
1	Vpp supply current (active byte-w	rite)		12-V Vpp range, 3.3-V V _{CC} range		25	
IPP2	(see Notes 11 and 12)		Programming in progress	12-V Vpp range, 5-V V _{CC} range		20	mA
1	Vpp supply current (active word-w	/rite)		12-V VPP range, 3.3-V V _{CC} range		25	~ ^
IPP3	(see Notes 11 and 12)		Programming in progress	12-V V _{PP} range, 5-V V _{CC} range		20	mA

NOTES: 10. DQ15/A_1 is tested for output leakage only.

11. Characterization data available

12. All ac current values are RMS unless otherwise noted.



electrical characteristics for TMS28F002AMy and TMS28F200AMy over recommended ranges of supply voltage and operating free-air temperature, using test conditions given in Table 9 (unless otherwise noted) (continued)

	PARAMETER		TEST CONDITIO	NS	MIN M	AX	UNI
	VPP supply current (bloc	k-erase)	Block-erase in progress	12-V V _{PP} range, 3.3-V V _{CC} range		25	mA
IPP4	(see Notes 11 and 12)		Block-erase in progress	12-V Vpp range, 5-V V _{CC} range		15	ША
1000	VPP supply current (eras	e-suspend)	Plack areas suspended	12-V Vpp range, 3.3-V V _{CC} range	2	200	
IPP5	(see Notes 11 and 12)		Block-erase suspended	12-V Vpp range, 5-V V _{CC} range	2	200	μA
		TTL-input level		3.3-V V _{CC} range		1.5	mA
1000	V _{CC} supply current		<u>V_CC = V_{CC}max,</u>	5-V V _{CC} range		2	mA
ICCS	(standby)	CMOS-input level	$E = RP = V_{IH}$	3.3-V V _{CC} range		110	μΑ
				5-V V _{CC} range	1	30	μA
	V _{CC} supply current (rese	t/deep power-down		0°C to 70°C		8	μA
ICCL	mode)		$\overline{RP} = V_{SS} \pm 0.2 V$	– 40°C to 85°C		8	μΑ
		TTL-input level	$\overline{E} = V_{IL}, \overline{G} = V_{IH}, I_{OUT} = 0 \text{ mA}, $ f = 5 MHz, 3.3-V V _{CC} range			30	mA
	V _{CC} supply current		$\overline{E} = V_{IL}, \overline{G} = V_{IH}, I_{OUT} = 0 \text{ mA},$ f = 10 MHz, 5-V V _{CC} range			65	111/4
ICC1	(active read)		$\overline{E} = V_{SS}$, $\overline{G} = V_{CC}$, $I_{OUT} = 0$ mA, f = 5 MHz, 3.3-V V _{CC} range			30	A
		CMOS-input level	$\overline{E} = V_{SS}, \ \overline{G} = V_{CC}, I_{OUT} = 0 \text{ mA},$ f = 10 MHz, 5-V V _{CC} range			60	mA
	V _{CC} supply current (activ	ve byte-write)	V _{CC} = V _{CC} MAX,	12-V V _{PP} range, 3.3-V V _{CC} range		25	
ICC2	(see Notes 11 and 12)	- , 	Programming in progress	12-V Vpp range, 5-V V _{CC} range		45	mA
1000	V _{CC} supply current (activ	ve word-write)	V _{CC} = V _{CC} MAX,	12-V V _{PP} range, 3.3-V V _{CC} range		25	mA
ICC3	(see Notes 11 and 12)	·	Programming in progress	12-V V _{PP} range, 5-V V _{CC} range		45	ША
	VCC supply current (bloc	k-erase)	V _{CC} = V _{CC} MAX,	12-V V _{PP} range, 3.3-V V _{CC} range		25	mA
ICC4	4 (see Notes 11 and 12) Block		Block-erase in progress	12-V V _{PP} range, 5-V V _{CC} range		30	mA
100-	V _{CC} supply current (eras	e-suspend)	$V_{CC} = V_{CC}MAX, \overline{E} = V_{IH},$	3.3-V V _{CC} range		8	mA
ICC5	(see Notes 11 and 12)		Block-erase suspended	5-V V _{CC} range		10	mA

NOTES: 11. Characterization data available

12. All ac current values are RMS unless otherwise noted.



power-up and reset switching characteristics for TMS28F002AMy and TMS28F200AMy over recommended ranges of supply voltage (commercial and extended temperature ranges) (see Notes 11, 12, and 13) (see Table 9 and Figure 7)

				'28F002 '28F200				'28F002 '28F200					AMy80 AMy80		
	PARAMETER	ALT. SYMBOL	3.3-V RAN		5-V N RAN		3.3-V RAN		5-V \ RAN		3.3 V RAN		5-V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t su(VCC)	Setup time, RP low to V _{CC} at 4.5 V MIN (to V _{CC} at 3 V MIN or 3.6 V MAX) (see Note 14)	^t PL5V ^t PL3V	0		0		0		0		0		0		ns
^t a(DV)	Access time from address valid to data valid for V_CC = 5 V \pm 10%	^t AVQV		110		60		130		70		150		80	ns
t _{su(DV)}	Setup time, \overline{RP} high to data valid for $V_{CC} = 5 V \pm 10\%$	^t PHQV		800		450		800		450		800		450	ns
^t h(RP5)	Hold time, V _{CC} at 4.5 V (MIN) to RP high	^t 5VPH	2		2		2		2		2		2		μs
^t h(RP3)	Hold time, V _{CC} at 3 V (MIN) to $\overline{\text{RP}}$ high	t3VPH	2		2		2		2		2		2		μs

NOTES: 11. Characterization data available

12. All ac current values are RMS unless otherwise noted.

13. \overline{E} and \overline{G} are switched low after power up.

14. The power supply can switch low concurrently with \overline{RP} going low.

TMS28F002Axy, TMS28F200Axy 262144 BY 8-BIT/131 BY 16-BIT AUTO-SELECT BOOT-BLOCK FLASH MEMORIES SMJS826D - JANUARY 1996 - REVISED SEPTEMBER 1997 switching characteristics for TMS28F002AMy and TMS28F200AMy over recommended ranges of supply voltage (commercial and extended temperature ranges) (see Table 9 and Figure 7) 262144 BY 8-BIT/131072 BY 16-BIT AUTO-SELECT BOOT-BLOCK FLASH MEMORIES

read operations

				28F002 28F200				'28F002 '28F200	AMy70 AMy70			'28F002 '28F200			
	PARAMETER	ALT. SYMBOL	3.3-V RAN		5-V \ RAN		3.3-V RAN		5-V \ RAN		3.3-V RAN		5-V \ RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t a(A)	Access time from A0-A16 (see Note 15)	^t AVQV		110		60		130		70		150		80	ns
^t a(E)	Access time from E	^t ELQV		110		60		130		70		150		80	ns
^t a(G)	Access time from G	^t GLQV		65		35		80		40		90		40	ns
^t c(R)	Cycle time, read	t _{AVAV}	110		60		130		70		150		80		ns
^t d(E)	Delay time, \overline{E} low to low-impedance output	^t ELQX	0		0		0		0		0		0		ns
^t d(G)	Delay time, \overline{G} low to low-impedance output	^t GLQX	0		0		0		0		0		0		ns
^t dis(E)	Disable time, \overline{E} to high-impedance output	^t EHQZ		55		25		70		30		80		30	ns
^t dis(G)	Disable time, $\overline{\mathbf{G}}$ to high-impedance output	^t GHQZ		45		25		55		30		60		30	ns
^t h(D)	Hold time, DQ valid from A0–A16, \overline{E} , or \overline{G} , whichever occurs first (see Note 15)	^t AXQX	0		0		0		0		0		0		ns
^t su(EB)	Setup time, \overline{BYTE} from \overline{E} low	^t ELFL ^t ELFH		5		5		5		5		5		5	ns
^t d(RP)	Output delay time from RP high	^t PHQV		800		450		800		450		800		450	ns
^t dis(BL)	Disable time, BYTE low to DQ8–DQ15 in high-impedance state	^t FLQZ		45		25		55		30		60		30	ns
^t a(BH)	Access time from BYTE going high	^t FHQV		110		60		130		70		150		80	ns

NOTE 15: A₁ – A16 for byte-wide

46

timing requirements for TMS28F002AMy and TMS28F200AMy (commercial and extended temperature ranges)

write/erase operations — \overline{W} -controlled writes

				02AMy60 00AMy60				2AMy70 DAMy70			'28F002 '28F200			
		ALT. SYMBOL	3.3-V V _{CC} RANGE		V _{CC} NGE	3.3-V RAN		5-V N RAN		3.3-V RAN		5-V V RAN		UNIT
			MIN MAX	X MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t c(W)	Cycle time, write	tAVAV	110	60		130		70		150		80		ns
^t c(W)OP	Cycle time, duration of programming operation	^t WHQV1	6	6		6		6		6		6		μs
^t c(W)ERB	Cycle time, erase operation (boot block)	^t WHQV2	0.3	0.3		0.3		0.3		0.3		0.3		s
^t c(W)ERP	Cycle time, erase operation (parameter block)	^t WHQV3	0.3	0.3		0.3		0.3		0.3		0.3		s
^t c(W)ERM	Cycle time, erase operation (main block)	^t WHQV4	0.6	0.6		0.6		0.6		0.6		0.6		s
^t d(RPR)	Delay time, boot-block relock	^t PHBR	200	J	100		200		100		200		100	ns
^t h(A)	Hold time, A0-A16 (see Note 15)	^t WHAX	0	0		0		0		0		0		ns
^t h(D)	Hold time, DQ valid	^t WHDX	0	0		0		0		0		0		ns
^t h(E)	Hold time, E	^t WHEH	0	0		0		0		0		0		ns
^t h(VPP)	Hold time, Vpp from valid status register bit	^t QVVL	0	0		0		0		0		0		ns
^t h(RP)	Hold time, RP at V _{HH} from valid status register bit	^t QVPH	0	0		0		0		0		0		ns
^t su(A)	Setup time, A0-A16 (see Note 15)	^t AVWH	90	50		105		50		120		50		ns
^t su(D)	Setup time, DQ	^t DVWH	90	50		105		50		120		50		ns
^t su(E)	Setup time, \overline{E} before write operation	^t ELWL	0	0		0		0		0		0		ns
^t su(RP)	Setup time, RP at V _{HH} to W going high	^t PHHWH	200	100		200		100		200		100		ns
^t su(VPP)1	Setup time, V_{PP} to \overline{W} going high	^t VPWH	200	100		200		100		200		100		ns
^t w(W)	Pulse duration, \overline{W} low	twlwh	90	50		105		50		120		50		ns
^t w(WH)	Pulse duration, \overline{W} high	tWHWL	20	10		25		20		30		30		ns
^t rec(RPHW)	Recovery time, \overline{RP} high to \overline{W} going low	^t PHWL	800	450		800		450		800		450		ns

262 144 BY 8-BIT/131 BY 16-BIT AUTO-SELECT BOOT-BLOCK FLASH MEMORIES SMUS826D - JANUARY 1996 - REVISED SEPTEMBER 1997

TMS28F002Axy, TMS28F200Axy

NOTE 15: A₁ – A16 for byte-wide

47

timing requirements for TMS28F002AMy and TMS28F200AMy (commercial and extended temperature ranges)

write/erase operations — \overline{E} -controlled writes

				28F002 28F200				'28F002 '28F200				'28F002 '28F200			
		ALT. SYMBOL	3.3-V RAN		5-V \ RAN		3.3-V RAN		5-V \ RAN		3.3-V RAN		5-V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t c(E)	Cycle time, write	tAVAV	110		60		130		70		150		80		ns
^t c(E)OP	Cycle time, duration of programming operation	^t EHQV1	6		6		6		6		6		6		μs
^t c(E)ERB	Cycle time, erase operation (boot block)	^t EHQV2	0.3		0.3		0.3		0.3		0.3		0.3		s
^t c(E)ERP	Cycle time, erase operation (parameter block)	^t EHQV3	0.3		0.3		0.3		0.3		0.3		0.3		s
^t c(E)ERM	Cycle time, erase operation (main block)	^t EHQV4	0.6		0.6		0.6		0.6		0.6		0.6		s
^t d(RPR)	Delay time, boot-block relock	^t PHBR		200		100		200		100		200		100	ns
^t h(A)	Hold time, A0-A16 (see Note 15)	^t EHAX	0		0		0		0		0		0		ns
^t h(D)	Hold time, DQ valid	^t EHDX	0		0		0		0		0		0		ns
^t h(W)	Hold time, W	^t EHWH	0		0		0		0		0		0		ns
^t h (VPP)	Hold time, VPP from valid status-register bit	^t QVVL	0		0		0		0		0		0		ns
^t h(RP)	Hold time, $\overline{\text{RP}}$ at V _{HH} from valid status-register bit	^t QVPH	0		0		0		0		0		0		ns
^t su(A)	Setup time, A0-A16 (see Note 15)	^t AVEH	90		50		105		50		120		50		ns
^t su(D)	Setup time, DQ	^t DVEH	90		50		105		50		120		50		ns
tsu(W)	Setup time, \overline{W} before write operation	tWLEL	0		0		0		0		0		0		ns
^t su(RP)	Setup time, RP at V _{HH} to E going high	^t PHHEH	200		100		200		100		200		100		ns
^t su(VPP)2	Setup time, V_{PP} to \overline{E} going high	^t VPEH	200		100		200		100		200		100		ns

NOTE 15: A_{-1} – A16 for byte-wide

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

262144

σ

ф В

131072 BY

timing requirements for TMS28F002AMy and TMS28F200AMy (commercial and extended temperature ranges) (continued)

write/erase operations — \overline{E} -controlled writes

			28F200A			28F002AMy60 28F200AMy60		² 28F002AMy70 ² 28F200AMy70			28F002AMy80 28F200AMy80				
		ALT. SYMBOL	3.3-V RAN		5-V \ RAN		3.3-V RAN		5-V \ RAN		3.3-V RAN		5-V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t w(E)	Pulse duration, E low	^t ELEH	90		50		105		50		120		50		ns
^t w(EH)	Pulse duration, E high	^t EHEL	20		10		25		20		30		30		ns
trec(RPHE)	Recovery time, \overline{RP} high to \overline{E} going low	^t PHEL	800		450		800		450		800		450		ns

NOTE 15: A₁ – A16 for byte-wide

TMS28F002AFy and TMS28F200AFy

The TMS28F002AFy and TMS28F200AFy configurations offer a 5-V memory read with a 5-V or 12-V program and erase. These configurations are intended for systems using a single 5-V power supply. The configurations are offered in all three temperature ranges: 0° C to 70° C, -40° C to 85° C, and -40° C to 125° C.

recommended operating conditions for TMS28F002AFy and TMS28F200AFy

				MIN	NOM	МАХ	UNIT
VCC	Supply voltage	During write/read/erase/erase-suspend	5-V V _{CC} range	4.5	5	5.5	V
		During read only (VPPL)	VPPL	0		6.5	
VPP	Supply voltage	During write/groop/groop guppend	5-V VPP range	4.5	5	5.5	V
		During write/erase/erase-suspend	12-V VPP range	11.4	12	12.6	
	High-level dc inpu	tvoltago	TTL	2		V _{CC} + 0.3	v
VIH	High-level dc lifpu	tvollage	CMOS	V _{CC} - 0.2		V _{CC} + 0.2	v
V	l ow lovel de input	voltage	TTL	- 0.3		0.8	v
VIL	Low-level dc input	voltage	CMOS	V _{SS} -0.2		V _{SS} + 0.2	v
VLKO	V _{CC} lock-out volta	age from write/erase (See Note 7)		2			V
VHH	RP unlock voltage	•		11.4	12	13	V
VPPLK	VPP lock-out volta	age from write/erase		0		1.5	V
			L suffix	0		70	
TA	Operating free-air	temperature during read/erase/program	E suffix	- 40		85	°C
			Q suffix	- 40		125	1

NOTE 7: Minimum value at $T_A = 25^{\circ}C$.

word/byte typical write and block-erase performance for TMS28F002AFy and TMS28F200AFy (see Notes 8 and 9)

PARAMETER /ain block erase time		V V _{PP} AN V _{CC} RAN		12-V V _{PP} AND 5-V V _{CC} RANGES			
	MIN	TYP	MAX	MIN	TYP	MAX	
Main block erase time		1.9			1.1	14	
Main block byte-program time		1.4			1.2	4.2	
Main block word-program time		0.9			0.6	2.1	
Parameter/boot-block erase time		0.8			0.34	7	

NOTES: 8. Typical values shown are at $T_A = 25^{\circ}C$ and nominal conditions.

9. Excludes system-level overhead (all times in seconds)



electrical characteristics for TMS28F002AFy and TMS28F200AFy over recommended ranges of supply voltage and operating free-air temperature, using test conditions given in Table 9 (unless otherwise noted)

	PARAMETEI	R	TEST CONDITION	ONS	MIN	MAX	UNI
. ,	High-level dc	TTL	$V_{CC} = V_{CC}MIN$, $I_{OH} = -2.5 \text{ m}$	۱A	2.4		
Vон	output voltage	CMOS	$V_{CC} = V_{CC}MIN$, $I_{OH} = -100 \mu$		V _{CC} - 0.4		V
Vol	Low-level dc output v	oltage	V _{CC} = V _{CC} MIN, I _{OL} = 5.8 mA			0.45	V
Vid	A9 selection code vo	Itage	During read algorithm-selection m	ode	11.4	12.6	V
I	Input current (leakag when A9 = VID (see		$V_{CC} = V_{CC}MAX$, $V_I = 0 V to V_C$	CCMAX, RP = V _{HH}		±1	μΑ
ID	A9 selection code cu	rrent	A9 = V _{ID}			500	μA
I _{RP}	RP boot-block unlock	courrent	RP = V _{HH}			500	μA
ю	Output current (leaka	ige)	$V_{CC} = V_{CC}MAX$, $V_O = 0 V$ to V_{CC}	CCMAX		±10	μA
IPPS	VPP standby current	(standby)	$V_{PP} \leq V_{CC}$	5-V V _{CC} range		10	μA
I _{PPL}	V _{PP} supply current (power-down mode)	reset/deep	$\overline{\text{RP}} = \text{V}_{SS} \pm 0.2 \text{ V}, \text{V}_{PP} \leq \text{V}_{CC}$	5-V V _{CC} range		5	μΑ
I _{PP1}	VPP supply current (active read)	$V_{PP} \ge V_{CC}$	5-V V _{CC} range		200	μA
I	Vpp supply current (active byte-write)		5-V V _{PP} range, 5-V V _{CC} range		25	
IPP2	(see Notes 11 and 12	2)	Programming in progress	12-V V _{PP} range, 5-V V _{CC} range		20	mA
	Vpp supply current (active word-write)		5-V V _{PP} range, 5-V V _{CC} range		25	
IPP3	(see Notes 11 and 12		Programming in progress	12-V V _{PP} range, 5-V V _{CC} range		20	mA
	VPP supply current (block-erase)		5-V V _{PP} range, 5-V V _{CC} range		20	
IPP4	(see Notes 11 and 12		Block-erase in progress	12-V V _{PP} range, 5-V V _{CC} range		15	mA
I	VPP supply current (erase-suspend)		5-V V _{PP} range, 5-V V _{CC} range		200	
IPP5	(see Notes 11 and 12	2)	Block-erase suspended	12-V V _{PP} range, 5-V V _{CC} range		200	μA
	V _{CC} supply current	TTL-input level		5-V V _{CC} range		2	mA
lccs	(standby)	CMOS-input level	$V_{CC} = V_{CC} max, \overline{E} = \overline{RP} = V_{IH}$	5-V V _{CC} range		130	μA
				0°C to 70°C		8	
CCL	V _{CC} supply current (power-down mode)	reset/deep	$\overline{RP} = V_{SS} \pm 0.2 V$	$-40^{\circ}C$ to $85^{\circ}C$		8	μA
				– 40°C to 125°C		30	
	V _{CC} supply current	TTL-input level	$\overline{E} = V_{IL}$, $\overline{G} = V_{IH}$, $I_{OUT} = 0 \text{ mA}$ f = 10 MHz, 5-V V _{CC} range	,		65	mA
CC1	(active read)	CMOS-input level	$\overline{E} = V_{CC}, \overline{G} = V_{CC}, I_{OUT} = 0 \text{ mA}$ f = 10 MHz, 5-V V _{CC} range	,		60	mA

NOTES: 10. DQ15/A_1 is tested for output leakage only.

11. Characterization data available

12. All ac current values are RMS unless otherwise noted.



electrical characteristics for TMS28F002AFy and TMS28F200AFy over recommended ranges of supply voltage and operating free-air temperature, using test conditions given in Table 9 (unless otherwise noted) (continued)

	PARAMETER	TEST CONDIT	ONS	MIN	MAX	UNIT
1000	V _{CC} supply current (active byte-write)	V _{CC} = V _{CC} MAX,	5-V Vpp range, 5-V V _{CC} range		50	mA
ICC2	(see Notes 11 and 12)	Programming in progress	12-V Vpp range, 5-V V _{CC} range		45	ША
	V _{CC} supply current (active word-write)	V _{CC} = V _{CC} MAX,	5-V Vpp range, 5-V V _{CC} range		50	mA
ICC3	(see Notes 11 and 12)	Programming in progress	12-V Vpp range, 5-V V _{CC} range		45	ШA
	V _{CC} supply current (block-erase)	$V_{CC} = V_{CC}MAX$	5-V Vpp range, 5-V V _{CC} range		35	mA
ICC4	(see Notes 11 and 12)	Vpp = 12 V or 5 V Block-erase in progress	12-V Vpp range, 5-V V _{CC} range		30	ША
ICC5	V _{CC} supply current (erase-suspend) (see Notes 11 and 12)	$V_{CC} = V_{CC}MAX, \overline{E} = V_{IH},$ Block-erase suspended	5-V V _{CC} range		10	mA

NOTES: 11. Characterization data available

12. All ac current values are RMS unless otherwise noted.



power-up and reset switching characteristics for TMS28F002AFy and TMS28F200AFy over recommended ranges of supply voltage (commercial and extended temperature ranges) (see Notes 11, 12, and 13) (see Table 9 and Figure 7)

			'28F002 '28F200	-	'28F002 '28F200	-	'28F002 '28F200	-	
	PARAMETER	ALT. SYMBOL	5 V V RAN		5 V V RAN		5 V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{su(VCC)}	Setup time, $\overline{\text{RP}}$ low to V _{CC} at 4.5 V MIN (to V _{CC} at 3 V MIN or 3.6 V MAX) (see Note 14)	tPL5V tPL3V	0		0		0		ns
^t a(DV)	Access time from address valid to data valid for V_{CC} = 5 V \pm 10%	^t AVQV		60		70		80	ns
t _{su(DV)}	Setup time, \overline{RP} high to data valid for $V_{CC} = 5 V \pm 10\%$	^t PHQV		450		450		450	ns
t _{h(RP5)}	Hold time, V _{CC} at 4.5 V (MIN) to $\overline{\text{RP}}$ high	^t 5VPH	2		2		2		μs

NOTES: 11. Characterization data available

12. All ac current values are RMS unless otherwise noted.

13. \overline{E} and \overline{G} are switched low after power up.

14. The power supply can switch low concurrently with \overline{RP} going low.

power-up and reset switching characteristics for TMS28F002AFy and TMS28F200AFy over recommended ranges of supply voltage (automotive temperature range) (see Notes 11, 12, 13)

			'28F002 '28F200	-	'28F002 '28F200		'28F002 '28F200	-	
	PARAMETER	ALT. SYMBOL	5 V N RAN		5 V N RAN		5 V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{su(VCC)}	Setup time, $\overline{\text{RP}}$ low to V _{CC} at 4.5 V MIN (to V _{CC} at 3 V MIN or 3.6 V MAX) (see Note 14)	^t PL5V tPL3V	0		0		0		ns
^t a(DV)	Access time from address valid to data valid for V_{CC} = 5 V \pm 10%	^t AVQV		70		80		90	ns
t _{su(DV)}	Setup time, \overline{RP} high to data valid for $V_{CC} = 5 \text{ V} \pm 10\%$	^t PHQV		450		450		450	ns
^t h(RP5)	Hold time, V _{CC} at 4.5 V (MIN) to $\overline{\text{RP}}$ high	t _{5VPH}	2		2		2		μs

NOTES: 11. Characterization data available

12. All ac current values are RMS unless otherwise noted.

13. \overline{E} and \overline{G} are switched low after power up.

14. The power supply can switch low concurrently with \overline{RP} going low.



switching characteristics for TMS28F002AFy and TMS28F200AFy over recommended ranges of supply voltage (commercial and extended temperature ranges) (see Table 9 and Figure 7)

read operations

			'28F002 '28F200		'28F002 '28F200		28F002 28F200		
	PARAMETER	ALT. SYMBOL	5-V V RAN		5-V V RAN		5-V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from A0-A16 (see Note 15)	^t AVQV		60		70		80	ns
ta(E)	Access time from \overline{E}	^t ELQV		60		70		80	ns
ta(G)	Access time from \overline{G}	^t GLQV		35		40		40	ns
^t c(R)	Cycle time, read	t _{AVAV}	60		70		80		ns
^t d(E)	Delay time, \overline{E} low to low-impedance output	^t ELQX	0		0		0		ns
^t d(G)	Delay time, \overline{G} low to low-impedance output	^t GLQX	0		0		0		ns
^t dis(E)	Disable time, \overline{E} to high-impedance output	^t EHQZ		25		30		30	ns
^t dis(G)	Disable time, \overline{G} to high-impedance output	^t GHQZ		25		30		30	ns
^t h(D)	Hold time, DQ valid from A0–A16, \overline{E} , or \overline{G} , whichever occurs first (see Note 15)	^t AXQX	0		0		0		ns
^t su(EB)	Setup time, \overline{BYTE} from \overline{E} low	^t ELFL ^t ELFH		5		5		5	ns
^t d(RP)	Output delay time from RP high	^t PHQV		450		450		450	ns
^t dis(BL)	Disable time, BYTE low to DQ8–DQ15 in the high-impedance state	^t FLQZ		25		30		30	ns
^t a(BH)	Access time from BYTE going high	^t FHQV		60		70		80	ns

NOTE 15: A₁-A16 for byte-wide



switching characteristics for TMS28F200AFy over recommended ranges of supply voltage (automotive temperature range) (see Table 9 and Figure 7)

read operations

			'28F002 '28F200		'28F002 '28F200		'28F002 '28F200		
	PARAMETER	ALT. SYMBOL	5-V V RAN		5-V V RAN		5-V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
^t a(A)	Access time from A0-A16 (see Note 15)	tavqv		70		80		90	ns
^t a(E)	Access time from \overline{E}	^t ELQV		70		80		90	ns
^t a(G)	Access time from G	tGLQV		35		40		35	ns
^t c(R)	Cycle time, read	t _{AVAV}	70		80		90		ns
^t d(E)	Delay time, \overline{E} low to low-impedance output	^t ELQX	0		0		0		ns
^t d(G)	Delay time, \overline{G} low to low-impedance output	^t GLQX	0		0		0		ns
^t dis(E)	Disable time, \overline{E} to high-impedance output	^t EHQZ		25		30		35	ns
^t dis(G)	Disable time, \overline{G} to high-impedance output	^t GHQZ		25		30		35	ns
^t h(D)	Hold time, DQ valid from A0–A16, \overline{E} , or \overline{G} , whichever occurs first (see Note 15)	^t AXQX	0		0		0		ns
^t su(EB)	Setup time, \overline{BYTE} from \overline{E} low	^t ELFL ^t ELFH		5		5		5	ns
^t d(RP)	Output delay time from RP high	^t PHQV		300		300		300	ns
^t dis(BL)	Disable time, BYTE low to DQ8–DQ15 in the high-impedance state	^t FLQZ		30		30		35	ns
^t a(BH)	Access time from BYTE going high	^t FHQV		70		80		90	ns

NOTE 15: A₋₁-A16 for byte-wide



SMJS826D - JANUARY 1996 - REVISED SEPTEMBER 1997

timing requirements for TMS28F002AFy and TMS28F200AFy (commercial and extended temperature ranges)

write/erase operations — \overline{W} -controlled writes

			'28F002 '28F200		'28F002 '28F200		'28F002 '28F200		
		ALT. SYMBOL	5-V V RAN	CC GE	5–V V RAN		5-V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
tc(W)	Cycle time, write	t _{AVAV}	60		70		80		ns
^t c(W)OP	Cycle time, duration of programming operation	^t WHQV1	6		6		6		μs
^t c(W)ERB	Cycle time, erase operation (boot block)	tWHQV2	0.3		0.3		0.3		S
^t c(W)ERP	Cycle time, erase operation (parameter block)	^t WHQV3	0.3		0.3		0.3		s
^t c(W)ERM	Cycle time, erase operation (main block)	tWHQV4	0.6		0.6		0.6		S
^t d(RPR)	Delay time, boot-block relock	^t PHBR		100		100		100	ns
^t h(A)	Hold time, A0-A16 (see Note 15)	tWHAX	0		0		0		ns
^t h(D)	Hold time, DQ valid	tWHDX	0		0		0		ns
^t h(E)	Hold time, E	^t WHEH	0		0		0		ns
^t h(VPP)	Hold time, V_{PP} from valid status-register bit	tQVVL	0		0		0		ns
^t h(RP)	Hold time, RP at V _{HH} from valid status-register bit	^t QVPH	0		0		0		ns
^t h(WP)	Hold time, WP from valid status-register bit	^t WHPL	0		0		0		ns
t _{su(WP)}	Setup time, WP before write operation	^t ELPH	50		50		50		ns
t _{su(A)}	Setup time, A0-A16 (see Note 15)	^t AVWH	50		50		50		ns
t _{su(D)}	Setup time, DQ	^t DVWH	50		50		50		ns
t _{su(E)}	Setup time, \overline{E} before write operation	^t ELWL	0		0		0		ns
^t su(RP)	Setup time, \overline{RP} at V _{HH} to \overline{W} going high	^t PHHWH	100		100		100		ns
t _{su} (VPP)1	Setup time, V _{PP} to \overline{W} going high	^t VPWH	100		100		100		ns
tw(W)	Pulse duration, \overline{W} low	tWLWH	50		50		50		ns
tw(WH)	Pulse duration, \overline{W} high	^t WHWL	10		20		30		ns
trec(RPHW)	Recovery time, \overline{RP} high to \overline{W} going low	^t PHWL	450		450		450		ns

NOTE 15: A_1-A16 for byte-wide



timing requirements for TMS28F200AFy (automotive temperature range)

			'28F002 '28F200		'28F002 '28F200	-	28F002/ 28F200/		
		ALT. SYMBOL	5-V V RAN		5-V V RAN		5-V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
^t c(W)	Cycle time, write	t _{AVAV}	70		80		90		ns
^t c(W)OP	Cycle time, duration of programming operation	^t WHQV1	6		6		7		μs
^t c(W)ERB	Cycle time, erase operation (boot block)	^t WHQV2	0.3		0.3		0.4		S
^t c(W)ERP	Cycle time, erase operation (parameter block)	twhqv3	0.3		0.3		0.4		S
^t c(W)ERM	Cycle time, erase operation (main block)	^t WHQV4	0.6		0.6		0.7		S
^t d(RPR)	Delay time, boot-block relock	^t PHBR		100		100		100	ns
t _{h(A)}	Hold time, A0-A16 (see Note 15)	tWHAX	0		0		0		ns
^t h(D)	Hold time, DQ valid	^t WHDX	0		0		0		ns
^t h(E)	Hold time, E	^t WHEH	0		0		0		ns
^t h(VPP)	Hold time, V_{PP} from valid status-register bit	^t QVVL	0		0		0		ns
^t h(RP)	Hold time, RP at V _{HH} from valid status-register bit	^t QVPH	0		0		0		ns
^t h(WP)	Hold time, WP from valid status-register bit	twhpl	0		0		0		ns
^t su(WP)	Setup time, WP before write operation	^t ELPH	50		50		50		ns
^t su(A)	Setup time, A0-A16 (see Note 15)	^t AVWH	50		50		50		ns
^t su(D)	Setup time, DQ	^t DVWH	50		50		50		ns
^t su(E)	Setup time, \overline{E} before write operation	^t ELWL	0		0		0		ns
^t su(RP)	Setup time, \overline{RP} at V_{HH} to \overline{W} going high	^t PHHWH	100		100		100		ns
^t su(VPP)1	Setup time, V_{PP} to \overline{W} going high	t _{VPWH}	100		100		100		ns
^t w(W)	Pulse duration, \overline{W} low	tWLWH	60		60		60		ns
^t w(WH)	Pulse duration, \overline{W} high	tWHWL	20		30		40		ns
trec(RPHW)	Recovery time, \overline{RP} high to \overline{W} going low	^t PHWL	220		220		220		ns

write/erase operations — \overline{W} -controlled writes

NOTE 15: A₁-A16 for byte-wide



SMJS826D - JANUARY 1996 - REVISED SEPTEMBER 1997

timing requirements for TMS28F002AFy and TMS28F200AFy (commercial and extended temperature ranges)

write/erase operations — \overline{E} -controlled writes

			'28F002 '28F200		'28F002 '28F200		'28F002 '28F200		
		ALT. SYMBOL	5-V V RAN		5-V V RAN		5-V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
tc(E)	Cycle time, write	tAVAV	60		70		80		ns
^t c(E)OP	Cycle time, duration of programming operation	^t EHQV1	6		6		6		μs
^t c(E)ERB	Cycle time, erase operation (boot block)	^t EHQV2	0.3		0.3		0.3		S
^t c(E)ERP	Cycle time, erase operation (parameter block)	tehqv3	0.3		0.3		0.3		S
^t c(E)ERM	Cycle time, erase operation (main block)	^t EHQV4	0.6		0.6		0.6		S
^t d(RPR)	Delay time, boot-block relock	^t PHBR		100		100		100	ns
^t h(A)	Hold time, A0-A16 (see Note 15)	^t EHAX	0		0		0		ns
^t h(D)	Hold time, DQ valid	^t EHDX	0		0		0		ns
^t h(W)	Hold time, \overline{W}	^t EHWH	0		0		0		ns
^t h(VPP)	Hold time, Vpp from valid status-register bit	tQVVL	0		0		0		ns
^t h(RP)	Hold time, $\overline{\text{RP}}$ at V _{HH} from valid status-register bit	^t QVPH	0		0		0		ns
^t h(WP)	Hold time, WP from valid status-register bit	^t WHPL	0		0		0		ns
t _{su} (WP)	Setup time, WP before write operation	^t ELPH	50		50		50		ns
t _{su(A)}	Setup time, A0-A16 (see Note 15)	^t AVEH	50		50		50		ns
t _{su(D)}	Setup time, DQ valid	^t DVEH	50		50		50		ns
tsu(W)	Setup time, \overline{W} before write operation	tWLEL	0		0		0		ns
t _{su} (RP)	Setup time, \overline{RP} at V _{HH} to \overline{E} going high	^t PHHEH	100		100		100		ns
t _{su} (VPP)2	Setup time, V_{PP} to \overline{E} going high	^t VPEH	100		100		100		ns
t _{w(E)}	Pulse duration, E low	^t ELEH	50		50		50		ns
^t w(EH)	Pulse duration, E high	^t EHEL	10		20		30		ns
trec(RPHE)	Recovery time, RP high to E going low	^t PHEL	450		450		450		ns

NOTE 15: A-1-A16 for byte-wide



timing requirements for TMS28F200AFy (automotive temperature range)

			'28F002 '28F200		'28F002 '28F200	-	28F002/ 28F200/	-	
		ALT. SYMBOL	5-V V RAN		5-V V RAN		5-V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
^t c(E)	Cycle time, write	t _{AVAV}	70		80		90		ns
^t c(E)OP	Cycle time, duration of programming operation	^t EHQV1	6		6		7		μs
^t c(E)ERB	Cycle time, erase operation (boot block)	^t EHQV2	0.3		0.3		0.4		S
^t c(E)ERP	Cycle time, erase operation (parameter block)	^t EHQV3	0.3		0.3		0.4		S
^t c(E)ERM	Cycle time, erase operation (main block)	^t EHQV4	0.6		0.6		0.7		S
^t d(RPR)	Delay time, boot-block relock	^t PHBR		100		100		100	ns
^t h(A)	Hold time, A0-A16 (see Note 15)	^t EHAX	0		0		0		ns
^t h(D)	Hold time, DQ valid	^t EHDX	0		0		0		ns
^t h(W)	Hold time, \overline{W}	^t EHEH	0		0		0		ns
^t h(VPP)	Hold time, V_{PP} from valid status-register bit	^t QVVL	0		0		0		ns
^t h(RP)	Hold time, RP at V _{HH} from valid status-register bit	^t QVPH	0		0		0		ns
^t h(WP)	Hold time, \overline{WP} from valid status-register bit	tWHPL	0		0		0		ns
^t su(WP)	Setup time, WP before write operation	^t ELPH	50		50		50		ns
^t su(A)	Setup time, A0-A16 (see Note 15)	^t AVEH	50		50		50		ns
^t su(D)	Setup time, DQ valid	^t DVEH	50		50		50		ns
^t su(W)	Setup time, \overline{W} before write operation	tWLEL	0		0		0		ns
^t su(RP)	Setup time, \overline{RP} at V _{HH} to \overline{E} going high	^t PHHEH	100		100		100		ns
^t su(VPP)2	Setup time, V_{PP} to \overline{E} going high	^t VPEH	100		100		100		ns
^t w(E)	Pulse duration, E low	^t ELEH	60		60		60		ns
^t w(EH)	Pulse duration, E high	^t EHEL	20		30		40		ns
trec(RPHE)	Recovery time, \overline{RP} high to \overline{E} going low	^t PHEL	300		300		300		ns

write/erase operations — \overline{E} -controlled writes

NOTE 15: A_1-A16 for byte-wide



TMS28F002AZy and TMS28F200AZy

The TMS28F002AZy and TMS28F200AZy configurations offer a 5-V memory read with a 12-V program and a 12-V erase for fast programming and erasing times. These configurations are offered in three temperature ranges: 0° C to 70° C, -40° C to 85° C and -40° C to 125° C.

recommended operating conditions for TMS28F002AZy and TMS28F200AZy

				MIN	NOM	MAX	UNIT
VCC	Supply voltage	During write/read/erase/erase-suspend	5-V V _{CC} range	4.5	5	5.5	V
Vaa	Supply voltage	During read only	VPPL	0		6.5	v
VPP	Supply voltage	During write/erase/erase-suspend	12-V VPP range	11.4	12	12.6	v
		tvoltogo	TTL	2		V _{CC} + 0.3	v
VIH	High-level dc inpu	tvoltage	CMOS	V _{CC} – 0.2		V _{CC} + 0.2	v
. V		voltage	TTL	- 0.3		0.8	V
VIL	Low-level dc input	voltage	CMOS	V _{SS} - 0.2		V _{SS} + 0.2	v
VLKO	V _{CC} lock-out volta	age from write/erase (see Note 7)		2			V
VHH	RP unlock voltage			11.4	12	13	V
VPPLK	VPP lock-out volta	age from write/erase		0		1.5	V
			L suffix	0		70	
ТА	Operating free-air	temperature during read/erase/program	E suffix	- 40		85	°C
			Q suffix	- 40		125	1

NOTE 7:. Minimum value at $T_A = 25^{\circ}C$.

word/byte typical write and block-erase performance for TMS28F002AZy and TMS28F200AZy (see Notes 8 and 9)

PARAMETER	12-V V _{PP} AND 5-V V _{CC} RANGES						
	MIN	TYP	MAX				
Main block-erase time		1.1	14				
Main block-byte program time		1.2	4.2				
Main block-word program time		0.6	2.1				
Parameter/boot-block erase time		0.34	7				

NOTES: 8. Typical values shown are at $T_A = 25^{\circ}C$ and nominal conditions.

9. Excludes system-level overhead (all times in seconds)



electrical characteristics for TMS28F002AZy and TMS28F200AZy over recommended ranges of supply voltage and operating free-air temperature using test conditions given in Table 9 (unless otherwise noted)

	PARAMETER	र	TEST CONDITIO	ONS	MIN	MAX	UNIT
\/	High-level dc	TTL	$V_{CC} = V_{CC}MIN,$ $I_{OH} = -2.5 \text{ mA}$		2.4		V
VOH	output voltage	CMOS	V _{CC} = V _{CC} MIN, I _{OH} = - 100 μA		V _{CC} – 0.4		V
V _{OL}	Low-level dc output v	oltage	$V_{CC} = V_{CC}MIN,$ I _{OL} = 5.8 mA			0.45	V
Vid	A9 selection code vo	tage	During read algorithm-selection m	ode	11.4	12.6	V
I	Input current (leakage when A9 = V _{ID} (see		$V_{CC} = V_{CC}MAX,$ $V_{I} = 0 V to V_{CC}MAX, RP = V_{HH}$			±1	μA
IID	A9 selection code cu	rrent	A9 = V _{ID}			500	μA
I _{RP}	RP boot-block unlock	current	RP = V _{HH}			500	μA
I _O	Output current (leaka	ge)	$V_{CC} = V_{CC}MAX,$ $V_{O} = 0 V to V_{CC}max$			±10	μA
IPPS	VPP standby current	(standby)	VPP ≤ VCC	5-V V _{CC} range		10	μA
IPPL	Vpp supply current (power-down mode)	reset/deep	$\overline{\text{RP}} = \text{V}_{SS} \pm 0.2 \text{ V}, \text{V}_{PP} \leq \text{V}_{CC}$	5-V V _{CC} range		5	μA
I _{PP1}	VPP supply current (a	active read)	$V_{PP} \ge V_{CC}$	5-V V _{CC} range		200	μΑ
IPP2	V _{PP} supply current (a (see Notes 11 and 12		Programming in progress	12-V V _{PP} range, 5-V V _{CC} range		20	mA
IPP3	Vpp supply current (a (see Notes 11 and 12		Programming in progress 12-V Vpp range, 5-V V _{CC} range			20	mA
IPP4	VPP supply current (I (see Notes 11 and 12	,	Block-erase in progress	12-V V _{PP} range, 5-V V _{CC} range		15	mA
I _{PP5}	V _{PP} supply current ((see Notes 11 and 12		Block-erase suspended	12-V V _{PP} range, 5-V V _{CC} range		200	μA
1000	V _{CC} supply current	TTL-input level	V _{CC} = V _{CC} max,			2	mA
Iccs	(standby)	CMOS-input level	$E = RP = V_{IH}$	5-V V _{CC} range		130	μA
	Vee a gupply ourroat (rooot/doop		0°C to 70°C		8	
ICCL	V _{CC} supply current (power-down mode)	reset/deep	$\overline{RP} = V_{SS} \pm 0.2 V$	– 40°C to 85°C		8	μA
	, ,			– 40°C to 125°C		30	
	V _{CC} supply current	TTL-input level	$\overline{E} = V_{IL}, \ \overline{G} = V_{IH} \ I_{OUT} = 0 \text{ m}.$ f = 10 MHz, 5-V V _{CC} range	Α,		65	mA
ICC1	(active read)	CMOS-input level	$\overline{E} = V_{SS}, \overline{G} = V_{CC}, I_{OUT} = 0 \text{ m}$ f = 10 MHz, 5-V V _{CC} range	А,		60	mA
ICC2	V _{CC} supply current ((see Notes 11 and 12		V _{CC} = V _{CC} MAX, Programming in progress	12-V V _{PP} range, 5-V V _{CC} range		50	mA
ICC3	V _{CC} supply current ((see Notes 11 and 12		V _{CC} = V _{CC} MAX,12-V V _{PP} range,Programming in progress5-V V _{CC} range			45	mA
ICC4	V _{CC} supply current ((see Notes 11 and 12		V _{CC} = V _{CC} MAX,12-V V _{PP} range,Block erase in progress5-V V _{CC} range			45	mA
ICC5	V _{CC} supply current ((see Notes 11 and 12		$V_{CC} = V_{CC}MAX, \overline{E} = V_{IH},$ Block erase suspended	5-V V _{CC} range		10	mA

NOTES: 10. DQ15/A $_1$ is tested for output leakage only.

11. Characterization data available

12. All ac current values are RMS unless otherwise noted.

power-up and reset switching characteristics for TMS28F002AZy and TMS28F200AZy over recommended ranges of supply voltage (commercial and extended temperature ranges) (see Notes 11, 12, and 13) (see Table 9 and Figure 7)

			^{228F002AZy60} 28F200AZy60 5-V V _{CC} RANGE		^{28F002AZy70} ^{28F200AZy70}		^{28F002AZy 80} 28F200AZy 80		
PARAMETER		ALT. SYMBOL			5-V V _{CC} RANGE		5-V V _{CC} RANGE		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{su(VCC)}	Setup time, $\overline{\text{RP}}$ low to V _{CC} at 4.5 V MIN (to V _{CC} at 3 V MIN or 3.6 V MAX) (see Note 14)	tPL5V tPL3V	0		0		0		ns
^t a(DV)	Address valid to data valid for V_{CC} = 5 V \pm 10%	^t AVQV		60		70		80	ns
^t su(DV)	Setup time, \overline{RP} high to data valid for $V_{CC} = 5 V \pm 10\%$	^t PHQV		450		450		450	ns
^t h(RP5)	Hold time, V _{CC} at 4.5 V (MIN) to $\overline{\text{RP}}$ high	^t 5VPH	2		2		2		μs

NOTES: 11. Characterization data available

12. All ac current values are RMS unless otherwise noted.

13. \overline{E} and \overline{G} are switched low after power up.

14. The power supply can switch low concurrently with \overline{RP} going low.

power-up and reset switching characteristics for TMS28F002AZy and TMS28F200AZy over recommended ranges of supply voltage (automotive temperature range) (see Notes 11, 12, and 13)

			'28F002AZy70 '28F200AZy70		'28F002AZy80 '28F200AZy80		28F002AZy90 28F200AZy90		
	PARAMETER	ALT. SYMBOL	5-V VCC RANGE		5-V V _{CC} RANGE		5-V V _{CC} RANGE		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{su(VCC)}	Setup time, $\overline{\text{RP}}$ low to V _{CC} at 4.5 V MIN (to V _{CC} at 3 V MIN or 3.6 V MAX) (see Note 14)	^t PL5V ^t PL3V	0		0		0		ns
^t a(DV)	Address valid to data valid for V _{CC} = 5 V \pm 10%	^t AVQV		70		80		90	ns
^t su(DV)	Setup time, \overline{RP} high to data valid for $V_{CC} = 5 \text{ V} \pm 10\%$	^t PHQV		450		450		450	ns
^t h(RP5)	Hold time, V _{CC} at 4.5 V (MIN) to \overline{RP} high	t5VPH	2		2		2		μs

NOTES: 11. Characterization data available

12. All ac current values are RMS unless otherwise noted.

13. \overline{E} and \overline{G} are switched low after power up.

14. The power supply can switch low concurrently with \overline{RP} going low.



switching characteristics for TMS28F002AZy and TMS28F200AZy over recommended ranges of supply voltage (commercial and extended temperature ranges) (see Table 9 and Figure 7)

read operations

			'28F002 '28F200		'28F002 '28F200		'28F002 '28F200		
	PARAMETER	ALT. SYMBOL			5-V V _{CC} RANGE		5-V V _{CC} RANGE		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
^t a(A)	Access time from A0-A16 (see Note 15)	tavqv		60		70		80	ns
^t a(E)	Access time from \overline{E}	^t ELQV		60		70		80	ns
^t a(G)	Access time from \overline{G}	^t GLQV		35		40		40	ns
^t c(R)	Cycle time, read	tavav	60		70		80		ns
^t d(E)	Delay time, E low to low-impedance output	^t ELQX	0		0		0		ns
^t d(G)	Delay time, \overline{G} low to low-impedance output	^t GLQX	0		0		0		ns
^t dis(E)	Disable time, \overline{E} to high-impedance output	^t EHQZ		25		30		30	ns
^t dis(G)	Disable time, \overline{G} to high-impedance output	^t GHQZ		25		30		30	ns
^t h(D)	Hold time, DQ valid from A0–A16, \overline{E} , or \overline{G} , whichever occurs first (see Note 15)	t _{AXQX}	0		0		0		ns
^t su(EB)	Setup time, $\overrightarrow{\text{BYTE}}$ from $\overrightarrow{\text{E}}$ low	^t ELFL ^t ELFH		5		5		5	ns
^t d(RP)	Output delay time from RP high	^t PHQV		450		450		450	ns
^t dis(BL)	Disable time, BYTE low to DQ8-DQ15 in high-impedance state	^t FLQZ		25		30		30	ns
^t a(BH)	Access time from BYTE going high	^t FHQV		60		70		80	ns

NOTE 15: A₁-A16 for byte-wide



switching characteristics for TMS28F200AZy over recommended ranges of supply voltage (automotive temperature range) (see Table 9 and Figure 7)

read operations

			'28F002 '28F200	-	'28F002 '28F200	-	28F002 28F200	-	
	PARAMETER	ALT. SYMBOL			5-V V _{CC} RANGE		5-V V _{CC} RANGE		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from A0-A16 (see Note 15)	^t AVQV		70		80		90	ns
ta(E)	Access time from E	^t ELQV		70		80		90	ns
^t a(G)	Access time from \overline{G}	^t GLQV		35		40		45	ns
^t c(R)	Cycle time, read	tAVAV	70		80		90		ns
^t d(E)	Delay time, \overline{E} low to low-impedance output	^t ELQX	0		0		0		ns
^t d(G)	Delay time, \overline{G} low to low-impedance output	^t GLQX	0		0		0		ns
^t dis(E)	Disable time, \overline{E} to high-impedance output	^t EHQZ		25		30		35	ns
^t dis(G)	Disable time, \overline{G} to high-impedance output	^t GHQZ		25		30		35	ns
^t h(D)	Hold time, DQ valid from A0–A16, \overline{E} , or \overline{G} , whichever occurs first (see Note 15)	^t AXQX	0		0		0		ns
^t su(EB)	Setup time, \overline{BYTE} from \overline{E} low	^t ELFL ^t ELFH		5		5		5	ns
^t d(RP)	Output delay time from RP high	^t PHQV		300		300		300	ns
^t dis(BL)	Disable time, BYTE low to DQ8-DQ15 in high-impedance state	^t FLQZ		30		30		35	ns
^t a(BH)	Access time from BYTE going high	^t FHQV		70		80		90	ns

NOTE 15: A_1-A16 for byte-wide



timing requirements for TMS28F002AZy and TMS28F200AZy (commercial and extended temperature ranges)

write/erase operations — \overline{W} -controlled writes

			'28F002 '28F200		'28F002 '28F200		'28F002 '28F200		
		ALT. SYMBOL	5-V V RAN				5-V V _{CC} RANGE		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
tc(W)	Cycle time, write	tAVAV	60		70		80		ns
^t c(W)OP	Cycle time, duration of programming operation	^t WHQV1	6		6		6		μs
^t c(W)ERB	Cycle time, erase operation (boot block)	^t WHQV2	0.3		0.3		0.3		s
^t c(W)ERP	Cycle time, erase operation (parameter block)	^t WHQV3	0.3		0.3		0.3		s
^t c(W)ERM	Cycle time, erase operation (main block)	tWHQV4	0.6		0.6		0.6		S
^t d(RPR)	Delay time, boot-block relock	^t PHBR		100		100		100	ns
^t h(A)	Hold time, A0-A16 (see Note 15)	tWHAX	0		0		0		ns
^t h(D)	Hold time, DQ valid	^t WHDX	0		0		0		ns
^t h(E)	Hold time, E	^t WHEH	0		0		0		ns
^t h(VPP)	Hold time, V_{PP} from valid status-register bit	tQVVL	0		0		0		ns
^t h(RP)	Hold time, RP at V _{HH} from valid status-register bit	^t QVPH	0		0		0		ns
t _{su(A)}	Setup time, A0-A16 (see Note 15)	^t AVWH	50		50		50		ns
^t su(D)	Setup time, DQ	^t DVWH	50		50		50		ns
^t su(E)	Setup time, \overline{E} before write operation	^t ELWL	0		0		0		ns
t _{su(RP)}	Setup time, \overline{RP} at V_{HH} to \overline{W} going high	^t PHHWH	100		100		100		ns
t _{su} (VPP)1	Setup time, VPP to \overline{W} going high	t _{VPWH}	100		100		100		ns
^t w(W)	Pulse duration, \overline{W} low	twlwh	50		50		50		ns
^t w(WH)	Pulse duration, \overline{W} high	tWHWL	10		20		30		ns
trec(RPHW)	Recovery time, \overline{RP} high to \overline{W} going low	^t PHWL	450		450		450		ns

NOTE 15: A₁-A16 for byte-wide



SMJS826D - JANUARY 1996 - REVISED SEPTEMBER 1997

timing requirements for TMS28F200AZy (automotive temperature ranges)

write/erase operations — \overline{W} -controlled writes

			'28F002 '28F200		'28F002 '28F200		'28F002 '28F200	-	
		ALT. SYMBOL	5-V V RAN		5-V V RAN		5-V V _{CC} RANGE		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
^t c(W)	Cycle time, write	t _{AVAV}	70		80		90		ns
^t c(W)OP	Cycle time, duration of programming operation	^t WHQV1	6		6		7		μs
^t c(W)ERB	Cycle time, erase operation (boot block)	^t WHQV2	0.3		0.3		0.4		S
^t c(W)ERP	Cycle time, erase operation (parameter block)	^t WHQV3	0.3		0.3		0.4		s
^t c(W)ERM	Cycle time, erase operation (main block)	^t WHQV4	0.6		0.6		0.7		S
^t d(RPR)	Delay time, boot-block relock	^t PHBR		100		100		100	ns
^t h(A)	Hold time, A0-A16 (see Note 15)	tWHAX	0		0		0		ns
^t h(D)	Hold time, DQ valid	^t WHDX	0		0		0		ns
^t h(E)	Hold time, E	tWHEH	0		0		0		ns
^t h(VPP)	Hold time, V_{PP} from valid status-register bit	^t QVVL	0		0		0		ns
^t h(RP)	Hold time, RP at V _{HH} from valid status-register bit	^t QVPH	0		0		0		ns
t _{su(A)}	Setup time, A0-A16 (see Note 15)	^t AVWH	50		50		50		ns
^t su(D)	Setup time, DQ	^t DVWH	50		50		50		ns
^t su(E)	Setup time, \overline{E} before write operation	^t ELWL	0		0		0		ns
^t su(RP)	Setup time, \overline{RP} at V_{HH} to \overline{W} going high	^t PHHWH	100		100		100		ns
^t su(VPP)1	Setup time, V _{PP} to \overline{W} going high	t _{VPWH}	100		100		100		ns
^t w(W)	Pulse duration, \overline{W} low	^t WLWH	60		60		60		ns
^t w(WH)	Pulse duration, \overline{W} high	tWHWL	20		30		40		ns
trec(RPHW)	Recovery time, \overline{RP} high to \overline{W} going low	^t PHWL	220		220		220		ns

NOTE 15: A_1-A16 for byte-wide



timing requirements for TMS28F002AZy and TMS28F200AZy (commercial and extended temperature ranges)

write/erase operations — \overline{E} -controlled writes

			'28F002 '28F200		'28F002 '28F200		'28F002 '28F200	-	
		ALT. SYMBOL	5-V V RAN		5-V V RAN		5-V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
^t c(E)	Cycle time, write	t _{AVAV}	60		70		80		ns
^t c(E)OP	Cycle time, duration of programming operation	^t EHQV1	6		6		6		μs
^t c(E)ERB	Cycle time, erase operation (boot block)	^t EHQV2	0.3		0.3		0.3		s
^t c(E)ERP	Cycle time, erase operation (parameter block)	^t EHQV3	0.3		0.3		0.3		S
^t c(E)ERM	Cycle time, erase operation (main block)	^t EHQV4	0.6		0.6		0.6		s
^t d(RPR)	Delay time, boot-block relock	^t PHBR		100		100		100	ns
^t h(A)	Hold time, A0-A16 (see Note 15)	^t EHAX	0		0		0		ns
^t h(D)	Hold time, DQ valid	^t EHDX	0		0		0		ns
^t h(W)	Hold time, \overline{W}	^t EHWH	0		0		0		ns
^t h(VPP)	Hold time, VPP from valid status-register bit	tqvvl	0		0		0		ns
^t h(RP)	Hold time, $\overline{\text{RP}}$ at V _{HH} from valid status-register bit	^t QVPH	0		0		0		ns
^t su(A)	Setup time, A0-A16 (see Note 15)	^t AVEH	50		50		50		ns
^t su(D)	Setup time, DQ valid	^t DVEH	50		50		50		ns
^t su(W)	Setup time, \overline{W} before write operation	tWLEL	0		0		0		ns
^t su(RP)	Setup time, \overline{RP} at V _{HH} to \overline{E} going high	^t PHHEH	100		100		100		ns
tsu(VPP)2	Setup time, V_{PP} to \overline{E} going high	^t VPEH	100		100		100		ns
^t w(E)	Pulse duration, E low	^t ELEH	50		50		50		ns
^t w(EH)	Pulse duration, E high	^t EHEL	10		20		30		ns
trec(RPHE)	Recovery time, RP high to E going low	^t PHEL	450		450		450		ns

NOTE 15: A_1 – A16 for byte-wide



SMJS826D - JANUARY 1996 - REVISED SEPTEMBER 1997

timing requirements for TMS28F200AZy (automotive temperature range)

write/erase operations — \overline{E} -controlled writes

			^{28F002AZy70} 28F200AZy70 5-V V _{CC} RANGE		^{28F002AZy80} ^{28F200AZy80} 5-V V _{CC} RANGE		28F002AZy90 28F200AZy90 5-V V _{CC} RANGE		UNIT
		ALT. SYMBOL							
			MIN	MAX	MIN	MAX	MIN	MAX	
^t c(E)	Cycle time, write	t _{AVAV}	70		80		90		ns
^t c(E)OP	Cycle time, duration of programming operation	^t EHQV1	6		6		7		μs
^t c(E)ERB	Cycle time, erase operation (boot block)	^t EHQV2	0.3		0.3		0.4		S
^t c(E)ERP	Cycle time, erase operation (parameter block)	^t EHQV3	0.3		0.3		0.4		s
^t c(E)ERM	Cycle time, erase operation (main block)	^t EHQV4	0.6		0.6		0.7		S
^t d(RPR)	Delay time, boot-block relock	^t PHBR		100		100		100	ns
^t h(A)	Hold time, A0-A16 (see Note 15)	^t EHAX	0		0		0		ns
^t h(D)	Hold time, DQ valid	^t EHDX	0		0		0		ns
^t h(W)	Hold time, W	^t EHWH	0		0		0		ns
^t h(VPP)	Hold time, V_{PP} from valid status-register bit	tQVVL	0		0		0		ns
^t h(RP)	Hold time, RP at V _{HH} from valid status-register bit	^t QVPH	0		0		0		ns
^t su(A)	Setup time, A0-A16 (see Note 15)	^t AVEH	50		50		50		ns
^t su(D)	Setup time, DQ valid	^t DVEH	50		50		50		ns
^t su(W)	Setup time, \overline{W} before write operation	tWLEL	0		0		0		ns
^t su(RP)	Setup time, \overline{RP} at V _{HH} to \overline{E} going high	^t PHHEH	100		100		100		ns
^t su(VPP)2	Setup time, V_{PP} to \overline{E} going high	^t VPEH	100		100		100		ns
^t w(E)	Pulse duration, \overline{E} low	^t ELEH	60		60		60		ns
^t w(EH)	Pulse duration, \overline{E} high	^t EHEL	20		30		40		ns
^t rec(RPHE)	Recovery time, \overline{RP} high to \overline{E} going low	^t PHEL	300		300		300		ns

NOTE 15: A_1-A16 for byte-wide







Figure 10. Power-Up Timing and Reset Switching

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

SMJS826D - JANUARY 1996 - REVISED SEPTEMBER 1997







SMJS826D - JANUARY 1996 - REVISED SEPTEMBER 1997





Figure 12. Write-Cycle Timing (W-Controlled Write)



SMJS826D - JANUARY 1996 - REVISED SEPTEMBER 1997











Figure 14. Erase-Cycle Timing (W-Controlled Write)



SMJS826D – JANUARY 1996 – REVISED SEPTEMBER 1997













Figure 16. BYTE Timing, Changing From Word-Wide to Byte-Wide Mode



SMJS826D - JANUARY 1996 - REVISED SEPTEMBER 1997



PARAMETER MEASUREMENT INFORMATION


Figure 17. BYTE Timing, Changing From Byte-Wide to Word-Wide Mode



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

DBJ (R-PDSO-G44)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.




SMJS826D - JANUARY 1996 - REVISED SEPTEMBER 1997

MECHANICAL DATA

DCD (R-PDSO-G**)

PLASTIC DUAL SMALL-OUTLINE PACKAGE

40 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated