- Trimmed Offset Voltage: TLC27L7 . . . 500 μV Max at 25°C, V_{DD} = 5 V
- Input Offset Voltage Drift . . . Typically
 0.1 μV/Month, Including the First 30 Days
- Wide Range of Supply Voltages Over Specified Temperature Range:

0°C to 70°C . . . 3 V to 16 V -40°C to 85°C . . . 4 V to 16 V -55°C to 125°C . . . 4 V to 16 V

- Single-Supply Operation
- Common-Mode Input Voltage Range Extends Below the Negative Rail (C-Suffix, I-Suffix Types)
- Ultra-Low Power . . . Typically 95 μW at 25°C, V_{DD} = 5 V
- Output Voltage Range Includes Negative Rail
- High Input Impedance . . . 10¹² Ω Typ
- ESD-Protection Circuitry
- Small-Outline Package Option Also Available in Tape and Reel
- Designed-In Latch-Up immunity


description

The TLC27L2 and TLC27L7 dual operational amplifiers combine a wide range of input offset voltage grades with low offset voltage drift, high input impedance, extremely low power, and high gain.

AVAILABLE OPTIONS


			PACK	AGE	
TA	V _{IO} max AT 25°C	SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)
0°C to 70°C	500 μV 2 mV 5 mV 10 mV	TLC27L7CD TLC27L2BCD TLC27L2ACD TLC27L2CD	I	ı	TLC27L7CP TLC27L2BCP TLC27L2ACP TLC27L2CP
-40°C to 85°C	500 μV 2 mV 5 mV 10 mV	TLC27L7ID TLC27L2BID TLC27L2AID TLC27L2ID	I	I	TLC27L7IP TLC27L2BIP TLC27L2AIP TLC27L2IP
-55°C to 125°C	500 μV 10 mV	TLC27L7MD TLC27L2MD	TLC27L7MFK TLC27L2MFK	TLC27L7MJG TLC27L2MJG	TLC27L7MP TLC27L2MP

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLC27L7CDR).



NC - No internal connection

DISTRIBUTION OF TLC27L7 INPUT OFFSET VOLTAGE



SLOS052C - OCTOBER 1987 - REVISED MARCH 2001

description (continued)

These devices use Texas Instruments silicon-gate LinCMOS™ technology, which provides offset voltage stability far exceeding the stability available with conventional metal-gate processes.

The extremely high input impedance, low bias currents, and low power consumption make these cost-effective devices ideal for high gain, low frequency, low power applications. Four offset voltage grades are available (C-suffix and I-suffix types), ranging from the low-cost TLC27L2 (10 mV) to the high-precision TLC27L7 (500 μ V). These advantages, in combination with good common-mode rejection and supply voltage rejection, make these devices a good choice for new state-of-the-art designs as well as for upgrading existing designs.

In general, many features associated with bipolar technology are available in LinCMOS™ operational amplifiers, without the power penalties of bipolar technology. General applications such as transducer interfacing, analog calculations, amplifier blocks, active filters, and signal buffering are easily designed with the TLC27L2 and TLC27L7. The devices also exhibit low voltage single-supply operation and ultra-low power consumption, making them ideally suited for remote and inaccessible battery-powered applications. The common-mode input voltage range includes the negative rail.


A wide range of packaging options is available, including small-outline and chip-carrier versions for high-density system applications.

The device inputs and outputs are designed to withstand –100-mA surge currents without sustaining latch-up.

The TLC27L2 and TLC27L7 incorporate internal ESD-protection circuits that prevent functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

The C-Suffix devices are characterized for operation from 0° C to 70° C. The I-suffix devices are characterized for operation from -40° C to 85° C. The M-suffix devices are characterized for operation over the full military temperature range of -55° C to 125° C.

equivalent schematic (each amplifier)





SLOS052C - OCTOBER 1987 - REVISED MARCH 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)	18 V
Differential input voltage (see Note 2)	±V _{DD}
Input voltage range, V _I (any input)	0.3 V to V _{DD}
Input current, I ₁	
Output current, IO (each output)	±30 mA
Total current into V _{DD}	
Total current out of GND	45 mA
Duration of short-circuit current at (or below) 25°C (see Note 3)	Unlimited
Continuous total dissipation	See Dissipation Rating Table
Continuous total dissipation	
•	0°C to 70°C
Operating free-air temperature, T _A : C suffix	0°C to 70°C –40°C to 85°C
Operating free-air temperature, T _A : C suffix	
Operating free-air temperature, T _A : C suffix	
Operating free-air temperature, T _A : C suffix I suffix M suffix Storage temperature range	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
 - 2. Differential voltages are at IN+ with respect to IN-.
 - 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	_
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
JG	1050 mW	8.4 mW/°C	672 mW	546 mW	210 mW
Р	1000 mW	8.0 mW/°C	640 mW	520 mW	_

recommended operating conditions

		C SU	FFIX	I SUF	FIX	M SU	FFIX	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Supply voltage, V _{DD}		3	16	4	16	4	16	V
Common mode input voltage V/o	V _{DD} = 5 V	-0.2	3.5	-0.2	3.5	0	3.5	V
Common-mode input voltage, V _{IC}	V _{DD} = 10 V	-0.2	8.5	-0.2	8.5	0	8.5	V
Operating free-air temperature, TA		0	70	-40	85	-55	125	°C



SLOS052C - OCTOBER 1987 - REVISED MARCH 2001

electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted)

	PARAMETER		TEST CONE	DITIONS	T _A †	TL:	C27L2C C27L2A C27L2B C27L7C	C C	UNIT
						MIN	TYP	MAX	
		TLC27L2C	V _O = 1.4 V,	V _{IC} = 0,	25°C		1.1	10	
		TEGZTEZO	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			12	mV
		TLC27L2AC	V _O = 1.4 V,	V _{IC} = 0,	25°C		0.9	5	IIIV
۷IO	Input offset voltage	TEGZTEZAG	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			6.5	
1 10	input onset voltage	TLC27L2BC	$V_0 = 1.4 V,$	$V_{IC} = 0$,	25°C		204	2000	
		TEOZTEZBO	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			3000	μV
		TLC27L7C	$V_0 = 1.4 V,$	$V_{IC} = 0$,	25°C		170	500	μν
		TEGZTETG	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			1500	
αΛΙΟ	Average temperature coe offset voltage	efficient of input			25°C to 70°C		1.1		μV/°C
	Lancet office to compare to a set	Maria (A)	V 05V	V 0.5.V	25°C		0.1	60	A
10	Input offset current (see I	Note 4)	$V_0 = 2.5 V,$	$V_{IC} = 2.5 V$	70°C		7	300	pΑ
	Lament his a summand days N	-1- 4)	V 05V	V 0.5.V	25°C		0.6	60	A
IВ	Input bias current (see N	ote 4)	$V_0 = 2.5 V$,	$V_{IC} = 2.5 V$	70°C		50	600	pΑ
	Common-mode input volt	tage range			25°C	-0.2 to 4	-0.3 to 4.2		V
VICR	(see Note 5)				Full range	-0.2 to 3.5			V
					25°C	3.2	4.1		
Vон	High-level output voltage		$V_{ID} = 100 \text{ mV},$	$R_L = 1 M\Omega$	0°C	3	4.1		V
					70°C	3	4.2		
					25°C		0	50	
V_{OL}	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	0°C		0	50	mV
					70°C		0	50	
					25°C	50	700		
AVD	Large-signal differential v amplification	oltage	$V_0 = 0.25 \text{ V to 2 V},$	$R_L = 1 M\Omega$	0°C	50	700		V/mV
	ampimoation				70°C	50	380		
					25°C	65	94		
CMRR	Common-mode rejection	ratio	$V_{IC} = V_{ICR}min$		0°C	60	95		dB
					70°C	60	95		
	Complementary and and				25°C	70	97		
ksvr	Supply-voltage rejection (ΔV _{DD} /ΔV _{IO})	ratio	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	$V_0 = 1.4 \text{ V}$	0°C	60	97		dB
	(—·UU/—·IU/				70°C	60	98		
			Vo = 2.5.V	V ₁₀ = 2.5.V	25°C		20	34	
IDD	Supply current (two ampl	ifiers)	V _O = 2.5 V, No load	$V_{IC} = 2.5 V,$	0°C		24	42	μΑ
					70°C		16	28	

[†] Full range is 0°C to 70°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.



SLOS052C - OCTOBER 1987 - REVISED MARCH 2001

electrical characteristics at specified free-air temperature, $V_{\mbox{\scriptsize DD}}$ = 10 V (unless otherwise noted)

	PARAMETER		TEST CONI	DITIONS	τ _A †	TL TL TL	C27L2C C27L2A C27L2B C27L7C	c c	UNIT
						MIN	TYP	MAX	
		TLC27L2C	V _O = 1.4 V,	$V_{IC} = 0,$	25°C		1.1	10	
			$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			12	mV
		TLC27L2AC	V _O = 1.4 V,	$V_{IC} = 0$,	25°C		0.9	5	
VIO	Input offset voltage		$R_S = 50 \Omega$,	R _L = 1 MΩ	Full range			6.5	
		TLC27L2BC	V _O = 1.4 V,	$V_{IC} = 0,$	25°C		235	2000	
			$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			3000	μV
		TLC27L7C	$V_0 = 1.4 \text{ V},$	$V_{IC} = 0$,	25°C		190	800	
			$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			1900	
αVIO	Average temperature c offset voltage	oefficient of input			25°C to 70°C		1		μV/°C
lio.	Input offset current (see	a Note 4)	V _O = 5 V,	V _{IC} = 5 V	25°C		0.1	60	pА
lio	input onset current (set	e Note 4)	V() = 3 V,	vIC = 2 v	70°C		8	300	PΑ
	Input bias current (see	Note 4)	V _O = 5 V,	V _{IC} = 5 V	25°C		0.7	60	pА
lВ	input bias current (see	11016 4)	V() = 3 V,	vIC = 3 v	70°C		50	600	PΛ
.,	Common-mode input v	oltage range			25°C	-0.2 to 9	-0.3 to 9.2		V
VICR	(see Note 5)				Full range	-0.2 to 8.5			V
					25°C	8	8.9		
VOH	High-level output voltage	је	$V_{ID} = 100 \text{ mV},$	$R_L = 1 M\Omega$	0°C	7.8	8.9		V
					70°C	7.8	8.9		
					25°C		0	50	
VOL	Low-level output voltag	е	$V_{ID} = -100 \text{ mV},$	IOL = 0	0°C		0	50	mV
					70°C		0	50	
					25°C	50	860		
A _{VD}	Large-signal differentia amplification	l voltage	$V_0 = 1 \text{ V to 6 V},$	$R_L = 1 M\Omega$	0°C	50	1025		V/mV
	απριιιισαιιστι				70°C	50	660		
					25°C	65	97		
CMRR	Common-mode rejection	on ratio	$V_{IC} = V_{ICR}min$		0°C	60	97		dB
					70°C	60	97		
					25°C	70	97		
ksvr	Supply-voltage rejectio (ΔV _{DD} /ΔV _{IO})	n ratio	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	$V_0 = 1.4 \text{ V}$	0°C	60	97		dB
	(¬,00,0,0)				70°C	60	98		
					25°C		29	46	
I _{DD}	Supply current (two am	plifiers)	V _O = 5 V, No load	$V_{IC} = 5 V$	0°C		36	66	μΑ
					70°C		22	40	

[†] Full range is 0°C to 70°C.

NOTES: 4 The typical values of input bias current and input offset current below 5 pA were determined mathematically.



⁵ This range also applies to each input individually.

SLOS052C - OCTOBER 1987 - REVISED MARCH 2001

electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	τ _A †	TL:	C27L2I C27L2A C27L2B C27L7I		UNIT
						MIN	TYP	MAX	
		TLC27L2I	V _O = 1.4 V,	V _{IC} = 0,	25°C		1.1	10	
		TEOZTEZI	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			13	m∨
		TLC27L2AI	$V_0 = 1.4 \text{ V},$	$V_{IC} = 0$,	25°C		0.9	5	111.0
VIO	Input offset voltage	TEOZTEZAI	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			7	
1 10	input onset voltage	TLC27L2BI	$V_0 = 1.4 V,$	$V_{IC} = 0$,	25°C		240	2000	
		TEOZTEZBI	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			3500	μV
		TLC27L7I	V _O = 1.4 V,	$V_{IC} = 0$,	25°C		170	500	μν
		TEOZTETT	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			2000	
αVIO	Average temperature co input offset voltage	pefficient of			25°C to 85°C		1.1		μV/°C
	land offert compat (co.	Note 4)	V- 05V)/:- 0.5.\/	25°C		0.1	60	A
10	Input offset current (see	e Note 4)	$V_0 = 2.5 V$,	$V_{IC} = 2.5 V$	85°C		24	1000	pΑ
	Lament black assembled for a life	M-1- 4)	V 05V	.,	25°C		0.6	60	A
lВ	Input bias current (see I	Note 4)	$V_0 = 2.5 V$,	$V_{IC} = 2.5 V$	85°C		200	2000	pΑ
					25°C	-0.2 to 4	-0.3 to 4.2		V
VICR	Common-mode input vo (see Note 5)	nago rango			Full range	-0.2 to 3.5			V
					25°C	3.2	4.1		
Vон	High-level output voltag	е	$V_{ID} = 100 \text{ mV},$	$R_L = 1 M\Omega$	-40°C	3	4.1		V
					85°C	3	4.2		
					25°C		0	50	
V_{OL}	Low-level output voltage	Э	$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	-40°C		0	50	mV
					85°C		0	50	
					25°C	50	480		
AVD	Large-signal differential voltage amplification		$V_0 = 0.25 \text{ V to 2 V},$	$R_L = 1 M\Omega$	-40°C	50	900		V/mV
	voltage amplification				85°C	50	330		
					25°C	65	94		
CMRR	Common-mode rejectio	n ratio	$V_{IC} = V_{ICR}min$		-40°C	60	95		dB
					85°C	60	95		
	0 1 1: ::				25°C	70	97		
ksvr	Supply-voltage rejection (ΔV _{DD} /ΔV _{IO})	n ratio	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	$V_0 = 1.4 \text{ V}$	-40°C	60	97		dB
	`\U\'\U\'				85°C	60	98		
			V- 25V	V 05V	25°C		20	34	
I_{DD}	Supply current (two am	plifiers)	$V_O = 2.5 \text{ V},$ No load	$V_{IC} = 2.5 V,$	−40°C		31	54	μΑ
					85°C		15	26	

[†] Full range is –40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



^{5.} This range also applies to each input individually.

SLOS052C - OCTOBER 1987 - REVISED MARCH 2001

electrical characteristics at specified free-air temperature, $V_{\mbox{\scriptsize DD}}$ = 10 V (unless otherwise noted)

	PARAMETER		TEST CONI	DITIONS	ΤΑ [†]	TL TL	C27L2I C27L2A C27L2B C27L7I		UNIT
						MIN	TYP	MAX	
		TLC27L2I	$V_0 = 1.4 V$,	$V_{IC} = 0$,	25°C		1.1	10	
		12027221	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			13	mV
		TLC27L2AI	$V_0 = 1.4 V$	$V_{IC} = 0$,	25°C		0.9	5	
VIO	Input offset voltage		$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			7	
1,10	input onoot voltage	TLC27L2BI	$V_0 = 1.4 V$,	$V_{IC} = 0$,	25°C		235	2000	
			$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			3500	μV
		TLC27L7I	$V_0 = 1.4 V$,	$V_{IC} = 0$,	25°C		190	800	μν
		1.2027.271	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			2900	
αVIO	Average temperature coeff offset voltage	cient of input			25°C to 85°C		1		μV/°C
li o	Input offeet ourrent (see No	oto 4)	Vo - 5 V	V:0 - F V	25°C		0.1	60	n 1
li0	Input offset current (see No	ne 4)	V _O = 5 V,	$V_{IC} = 5 V$	85°C		26	1000	pΑ
	Innuthing summer (one Net	- 4)	V- 5V	V:- 5.V	25°C		0.7	60	^
ΙΒ	Input bias current (see Not	e 4)	V _O = 5 V,	$V_{IC} = 5 V$	85°C		220	2000	pА
	Common-mode input volta	ge range			25°C	-0.2 to 9	-0.3 to 9.2		V
VICR	(see Note 5)	3			Full range	-0.2 to 8.5			V
					25°C	8	8.9		
Vон	High-level output voltage		$V_{ID} = 100 \text{ mV},$	$R_L = 1 M\Omega$	-40°C	7.8	8.9		V
					85°C	7.8	8.9		
					25°C		0	50	
V_{OL}	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	-40°C		0	50	mV
					85°C		0	50	
					25°C	50	860		
AVD	Large-signal differential vol amplification	tage	$V_0 = 1 V to 6 V$,	$R_L = 1 M\Omega$	-40°C	50	1550		V/mV
	apiiiloutioi1				85°C	50	585		
					25°C	65	97		
CMRR	Common-mode rejection ra	ntio	$V_{IC} = V_{ICR}min$		-40°C	60	97		dB
					85°C	60	98		
	Supply-voltage rejection ra	tio			25°C	70	97		
ksvr	Supply-voltage rejection ra (ΔV _{DD} /ΔV _{IO})	uo	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	$V_0 = 1.4 \text{ V}$	−40°C	60	97		dB
	. 55 10/				85°C	60	98		
			V _O = 5 V,	V _{IC} = 5 V,	25°C		29	46	
lDD	Supply current (two amplifi	ers)	No load	ν ₁ Ο = 5 ν,	−40°C		49	86	μΑ
					85°C		20	36	

[†] Full range is –40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



^{5.} This range also applies to each input individually.

SLOS052C - OCTOBER 1987 - REVISED MARCH 2001

electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted)

Input offset current (see Note 4) V _O = 2.5 V, V _{IC} = 2.5 V 25°C 0.1 60 pA		PARAMETER		TEST CONI	DITIONS	T _A †		.C27L2N .C27L7N		UNIT
$\begin{array}{c} V_{IO} \\ V_{IO} \\ V_{IO} \\ \\ \\ V_{IO} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$							MIN	TYP	MAX	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			TI COZI 014	V _O = 1.4 V,	V _{IC} = 0,	25°C		1.1	10	\/
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	land offert wells as	TLC2/L2M	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			12	mv
No Average temperature coefficient of input offset voltage 1.4 μV/°C μV/°C No Input offset voltage 1.25°C 1.4 μV/°C No Input offset current (see Note 4) VO = 2.5 V, VIC = 2.5 V 125°C 0.1 60 pA No Input offset current (see Note 4) VO = 2.5 V, VIC = 2.5 V 125°C 0.6 60 pA No Input bias current (see Note 4) VO = 2.5 V, VIC = 2.5 V 125°C 0.6 60 pA No Input bias current (see Note 4) VO = 2.5 V, VIC = 2.5 V 125°C 0.6 60 pA No Input bias current (see Note 4) VO = 2.5 V, VIC = 2.5 V 125°C 0.6 60 pA No Input bias current (see Note 4) VO = 2.5 V, VIC = 2.5 V 125°C 0.6 60 pA No Input bias current (see Note 4) VO = 2.5 V, VIC = 2.5 V 125°C 0.6 60 pA No Input bias current (see Note 4) VO = 2.5 V, VIC = 2.5 V 125°C 0.6 60 pA No Input bias current (see Note 4) VO = 2.5 V, VIC = 2.5 V 125°C 0.6 60 pA No Input bias current (see Note 4) VO = 2.5 V, VIC	VIO	input offset voltage	TI COZI 714		V _{IC} = 0,	25°C		170	500	\/
AVIO Input offset voltage Input offset voltage Input offset current (see Note 4) VO = 2.5 V, VIC = 2.5 V Input offset current (see Note 4) VO = 2.5 V, VIC = 2.5 V Input offset current (see Note 4) VO = 2.5 V, VIC = 2.5 V Input bias current (see Note 4) VO = 2.5 V, VIC = 2.5 V Input bias current (see Note 4) VO = 2.5 V, VIC = 2.5 V Input bias current (see Note 4) VO = 2.5 V, VIC = 2.5 V Input bias current (see Note 4) VO = 2.5 V, VIC = 2.5 V Input bias current (see Note 4) VIC = 2.5 V, VIC = 2.5 V Input bias current (see Note 4) VIC = 2.5 V, VIC = 2.5 V Input bias current (see Note 4) VIC = 2.5 V, VIC = 2.5 V Input bias current (see Note 4) VIC = 2.5 V, VIC = 2.5 V Input bias current (see Note 4) VIC = 2.5 V, VIC = 2.5 V Input bias current (see Note 4) VIC = 2.5 V, VIC = 2.5 V Input bias current (see Note 4) VIC = 2.5 V, VIC = 2.5 V VIC = 2.5 V,			TLC27L7M	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			3750	μν
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	αVIO		coefficient of					1.4		μV/°C
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			N (1)	V 0.5.V	.,	25°C		0.1	60	pА
Input bias current (see Note 4) VO = 2.5 V, VIC = 2.5 V 125°C 9 35 nA	¹IO	input offset current (se	e Note 4)	$V_0 = 2.5 \text{ V},$	$V_{IC} = 2.5 \text{ V}$	125°C		1.4	15	nA
VICR Common-mode input voltage range (see Note 5) Voh High-level output voltage Voh Low-level output voltage AVD Large-signal differential voltage amplification VOH Republication Voh Low-level output voltage Voh Large-signal differential voltage Voh Common-mode rejection ratio Voh Common		1 (1)	N	V 0.5.V		25°C		0.6	60	pА
$V_{ICR} = \begin{array}{c} Common-mode input voltage range \\ (see Note 5) \end{array} \\ \begin{array}{c} V_{ICR} = \begin{array}{c} Common-mode input voltage range \\ (see Note 5) \end{array} \\ \begin{array}{c} V_{ICR} = \begin{array}{c} Common-mode input voltage \\ (see Note 5) \end{array} \\ \end{array} \\ \begin{array}{c} V_{ICR} = \begin{array}{c} Common-mode input voltage \\ (see Note 5) \end{array} \\ \end{array} \\ \begin{array}{c} V_{ICR} = \begin{array}{c} V_{ICR} =$	IВ	Input bias current (see	Note 4)	$V_0 = 2.5 \text{ V},$	VIC = 2.5 V	125°C		9	35	nA
$V_{OH} \text{High-level output voltage} \begin{array}{c} V_{ID} = 100 \text{ mV}, \\ V_{OL} \text{Low-level output voltage} \\ \end{array} \begin{array}{c} V_{ID} = 100 \text{ mV}, \\ V_{ID} = 100 \text{ mV}, \\ \end{array} \begin{array}{c} R_{L} = 1 \text{ M}\Omega \\ \end{array} \begin{array}{c} 25^{\circ}\text{C} \\ 3.2 \\ 125^{\circ}\text{C} \\ \end{array} \begin{array}{c} 3.4.1 \\ 3.4.2 \\ \end{array} \\ \end{array} \begin{array}{c} V_{OL} \text{Low-level output voltage} \\ \end{array} \begin{array}{c} V_{ID} = -100 \text{ mV}, \\ V_{ID} = -100 \text{ mV}, \\ \end{array} \begin{array}{c} I_{OL} = 0 \\ \end{array} \begin{array}{c} 25^{\circ}\text{C} \\ \end{array} \begin{array}{c} 3.2 \\ 3.4.1 \\ \end{array} \begin{array}{c} 4.1 \\ \end{array} \begin{array}{c} V_{OL} \text{Low-level output voltage} \\ \end{array} \begin{array}{c} V_{ID} = -100 \text{ mV}, \\ \end{array} \begin{array}{c} I_{OL} = 0 \\ \end{array} \begin{array}{c} 25^{\circ}\text{C} \\ \end{array} \begin{array}{c} 0.50 \\$	Vion	Common-mode input v	oltage range			25°C	to	to		V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	VICR	(see Note 5)				Full range	to			V
$V_{OL} \text{Low-level output voltage} \qquad V_{ID} = -100 \text{mV}, \qquad I_{OL} = 0 \qquad \begin{array}{c} 25^{\circ}\text{C} & 3 & 4.2 \\ \hline 25^{\circ}\text{C} & 0 & 50 \\ \hline 125^{\circ}\text{C} & 0 & 50 \\ \hline 125^{\circ}\text{C} & 0 & 50 \\ \hline 125^{\circ}\text{C} & 0 & 50 \\ \hline \end{array}$ mV $AVD \begin{array}{c} \text{Large-signal differential voltage} \\ \text{amplification} \end{array} \qquad V_{O} = 0.25 \text{V to 2 V}, \qquad R_{L} = 1 \text{M}\Omega \qquad \begin{array}{c} 25^{\circ}\text{C} & 50 \text{500} \\ \hline -55^{\circ}\text{C} & 25 \text{1000} \\ \hline 125^{\circ}\text{C} & 25 \text{200} \\ \hline 25^{\circ}\text{C} & 65 \text{94} \\ \hline \end{array} \qquad V_{ID} = 0.25 \text{V to 2 V}, \qquad R_{L} = 1 \text{M}\Omega \qquad \begin{array}{c} 25^{\circ}\text{C} & 65 \text{94} \\ \hline \end{array} \qquad \begin{array}{c} 25^{\circ}\text{C} & 65 \text{94} \\ \hline \end{array} \qquad V_{ID} = 0.25 \text{V to 10 V}, \qquad V_{ID} = 0.25 \text{C} \qquad 0.25 $						25°C	3.2	4.1		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Vон	High-level output volta	ge	$V_{ID} = 100 \text{ mV},$	$R_L = 1 M\Omega$	−55°C	3	4.1		V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						125°C	3	4.2		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						25°C		0	50	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V_{OL}	Low-level output voltage	ge	$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	−55°C		0	50	mV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						125°C		0	50	
AVD amplification VO = 0.25 V to 2 V, RL = 1 Mt2 RL = 1 Mt2 -55° C 25 1000 V/IIIV CMRR Common-mode rejection ratio VIC = VICRmin 25° C 65 94 -55° C 60 95 dB kSVR Supply-voltage rejection ratio (ΔVDD/ΔVIO) VDD = 5 V to 10 V, VO = 1.4 V 25° C 70 97 -55° C 60 98 IDD Supply current (two amplifiers) VO = 2.5 V, No load VIC = 2.5 V, No load VIC = 2.5 V, No load -55° C 35 60 μ A		Lorgo signal differentis	al valtaga			25°C	50	500		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	A_{VD}		ai voitage	$V_0 = 0.25 \text{ V to 2 V},$	$R_L = 1 M\Omega$	−55°C	25	1000		V/mV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		ampimoation				125°C	25	200		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						25°C	65	94		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	CMRR	Common-mode rejecti	on ratio	V _{IC} = V _{ICR} min		−55°C	60	95		dB
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						125°C	60	85		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Commissional main ation				25°C	70	97		
V _O = 2.5 V, No load V _{IC} = 2.5 V, No load V _{IC} = 2.5 V, No load μΑ	ksvr		ภาเสแด	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	$V_0 = 1.4 \text{ V}$	−55°C	60	97		dB
$V_{O} = 2.5 \text{ V},$ $V_{IC} = 2.5 \text{ V},$ $V_{IC} = 2.5 \text{ V},$ No load $V_{IC} = 2.5 \text{ V},$ No load $V_{IC} = 2.5 \text{ V},$ V_{I		(= * UU/ = * IU/				125°C	60	98		
IDD Supply current (two amplifiers) No load —55°C 35 60 μΑ				Vo = 2.5.V	\/\c=25\/			20	34	
	I_{DD}	Supply current (two an	nplifiers)		v IC = 2.5 V,	−55°C		35	60	μΑ
1 12 2						125°C		14	24	

[†] Full range is –55°C to 125°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.



SLOS052C - OCTOBER 1987 - REVISED MARCH 2001

electrical characteristics at specified free-air temperature, $V_{\mbox{\scriptsize DD}}$ = 10 V (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	T _A †		_C27L2N _C27L7N		UNIT
						MIN	TYP	MAX	
		TI COZI 014	V _O = 1.4 V,	V _{IC} = 0,	25°C		1.1	10	\/
,	Lauret affant om kann	TLC27L2M	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			12	mV
VIO	Input offset voltage	TI COZI 7M	V _O = 1.4 V,	V _{IC} = 0,	25°C		190	800	\/
		TLC27L7M	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			4300	μV
ανιο	Average temperature con input offset voltage	oefficient of			25°C to 125°C		1.4		μV/°C
	land offert company (and	- Note 4)	V 5.V	V 5V	25°C		0.1	60	pА
ΙO	Input offset current (see	e Note 4)	$V_0 = 5 V$,	$V_{IC} = 5 V$	125°C		1.8	15	nA
1	lamout hima assumant (a.a.	Nata 4)	V- 5.V	V:- 5.V	25°C		0.7	60	pА
IВ	Input bias current (see	Note 4)	V _O = 5 V,	$V_{IC} = 5 V$	125°C		10	35	nA
Vion	Common-mode input vo	oltage range			25°C	0 to 9	-0.3 to 9.2		V
VICR	(see Note 5)				Full range	0 to 8.5			V
					25°C	8	8.9		
Vон	High-level output voltag	ge	$V_{ID} = 100 \text{ mV},$	$R_L = 1 M\Omega$	−55°C	7.8	8.8		V
					125°C	7.8	9		
					25°C		0	50	
V_{OL}	Low-level output voltag	е	$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	−55°C		0	50	mV
					125°C		0	50	
	Lorgo signal differentia	Lvoltogo			25°C	50	860		
AVD	Large-signal differential amplification	rvoitage	$V_0 = 1 \text{ V to 6 V},$	$R_L = 1 M\Omega$	−55°C	25	1750		V/mV
	ampilioation				125°C	25	380		
					25°C	65	97		
CMRR	Common-mode rejection	on ratio	VIC = VICRmin		−55°C	60	97		dB
					125°C	60	91		
	Supply-voltage rejection	n ratio			25°C	70	97		
ksvr	(ΔV _{DD} /ΔV _{IO})	II I allO	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	$V_O = 1.4 V$	−55°C	60	97		dB
	(= · UU · = · IU /				125°C	60	98		
			V _O = 5 V,	V _{IC} = 5 V,	25°C		29	46	
IDD	Supply current (two am	plifiers)	VO = 5 V, No load	VIC - 5 V,	−55°C		56	96	μΑ
					125°C		18	30	

[†] Full range is –55 °C to 125°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.



SLOS052C - OCTOBER 1987 - REVISED MARCH 2001

operating characteristics, $V_{DD} = 5 V$

	PARAMETER	TEST CO	NDITIONS	TA	TL TL	C27L2C C27L2A C27L2B C27L7C	C	UNIT
					MIN	TYP	MAX	
				25°C	,	0.03		
			V _{I(PP)} = 1 V	0°C		0.04		
SR	Slow rate at unity gain	$R_L = 1 M\Omega$,		70°C		0.03		\//ua
SK	Slew rate at unity gain	C _L = 20 pF, See Figure 1		25°C		0.03		V/μs
			V _{I(PP)} = 2.5 V	0°C		0.03		
				70°C		0.02		
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	$R_S = 20 \Omega$,	25°C		68		nV/√ Hz
				25°C		5		
ВОМ	Maximum output-swing bandwidth	$V_O = V_{OH}$, $R_L = 1 M\Omega$,	C _L = 20 pF, See Figure 1	0°C		6		kHz
		17[- 1 17152,	See rigule i	70°C		4.5		
				25°C		85		
В1	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	$C_L = 20 pF,$	0°C		100		kHz
		Occ rigure 3		70°C		65		
		V 40V	, 5	25°C		34°		
φm	Phase margin	$V_I = 10 \text{ mV},$ $C_L = 20 \text{ pF},$	f = B ₁ , See Figure 3	0°C		36°		
		C - 20 p.,	2201.194.00	70°C		30°		

operating characteristics, $V_{DD} = 10 \text{ V}$

	PARAMETER	TEST CO	ONDITIONS	TA	TLC27L2C TLC27L2AC TLC27L2BC TLC27L7C			UNIT
			,		MIN	TYP	MAX	
				25°C		0.05		
			V _{I(PP)} = 1 V	0°C		0.05		
SR	Slew rate at unity gain	$R_L = 1 M\Omega$, $C_L = 20 pF$,		70°C		0.04		V/μs
	Siew rate at unity gain	See Figure 1		25°C		0.04		ν/μ3
		3	$V_{I(PP)} = 5.5 \text{ V}$	0°C		0.05		
				70°C		0.04		1
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	$R_S = 20 \Omega$,	25°C		68		nV/√ Hz
				25°C		1		
ВОМ	Maximum output-swing bandwidth	$V_O = V_{OH}$, $R_L = 1 M\Omega$,	C _L = 20 pF, See Figure 1	0°C		1.3		kHz
		KL = 1 Wisz,	See Figure 1	70°C		0.9		
				25°C		110		
В1	Unity-gain bandwidth	V _I = 10 mV,	$C_L = 20 pF$,	0°C		125		kHz
		See Figure 3		70°C		90		
		V 40 V	, 5	25°C		38°		
φm	Phase margin	$V_{ } = 10 \text{ mV},$ $C_{ } = 20 \text{ pF},$	f = B ₁ , See Figure 3	0°C		40°		
		CL = 20 pl.,	Coo i iguio o	70°C		34°		



operating characteristics, $V_{DD} = 5 V$

PARAMETER		TEST CONDITIONS		TA	TLC27L2I TLC27L2AI TLC27L2BI TLC27L7I		UNIT	
					MIN	TYP	MAX	
		R _L = 1 M Ω , C _L = 20 pF, See Figure 1		25°C		0.03		
			V _{I(PP)} = 1 V	−40°C		0.04		\//uo
SR	Slow rate of unity gain			85°C		0.03		
SK.	Siew rate at unity gain			25°C		0.03		V/μs
			V _{I(PP)} = 2.5 V	−40°C		0.04		
				85°C		0.02		
٧n	Equivalent input noise voltage	f = 1 kHz, See Figure 2	$R_S = 20 \Omega$,	25°C		68		nV/√ Hz
				25°C		5		kHz
ВОМ	Maximum output-swing bandwidth	$V_O = V_{OH}$, $R_L = 1 M\Omega$,	$C_L = 20 pF$, See Figure 1	-40°C		7		
		NE = 1 MISZ, See Figure 1	85°C		4			
				25°C		85		
В1	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	$C_L = 20 pF,$	-40°C		130		kHz
		See rigule 3		85°C		55		
φm				25°C		34°		
	Phase margin	$V_{ } = 10 \text{ mV},$ $C_{ } = 20 \text{ pF},$	f = B ₁ , See Figure 3	-40°C		38°		
		C_ = 20 pi ,	See Figure 3	85°C		29°		

operating characteristics, $V_{DD} = 10 \text{ V}$

PARAMETER		TEST CONDITIONS		TA	TLC27L2I TLC27L2AI TLC27L2BI TLC27L7I MIN TYP MAX			UNIT			
			V _{I(PP)} = 1 V	25°C		0.05					
				−40°C		0.06					
CD	Class and and smith and in	$R_L = 1 M\Omega$,		85°C		0.03		\//··•			
SR	SR Slew rate at unity gain $C_L = 20 \text{ pF},$ See Figure 1		25°C		0.04		V/μs				
			Jess significant		Coo : .gao :	V _{I(PP)} = 5.5 V	-40°C		0.05		- N//T-
				85°C		0.03					
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	$R_S = 20 \Omega$,	25°C		68		nV/√ Hz			
			C _L = 20 pF, See Figure 1	25°C		1		kHz			
ВОМ	Maximum output-swing bandwidth	$V_O = V_{OH}$, $R_L = 1 M\Omega$,		−40°C		1.4					
		1 1 1 1 1 1 1 1 2 2 ,		85°C		0.8					
				25°C		110					
В ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	$C_L = 20 pF$,	−40°C		155		kHz			
		occ rigare s		85°C		80					
		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	f = B ₁ , See Figure 3	25°C		38°					
φm	Phase margin	$V_{ } = 10 \text{ mV},$ $C_{ } = 20 \text{ pF},$		−40°C		42°					
			2221.94.00	85°C		32°					

SLOS052C - OCTOBER 1987 - REVISED MARCH 2001

operating characteristics, $V_{DD} = 5 V$

PARAMETER		TEST CONDITIONS		TA	TLC27L2M TLC27L7M		UNIT		
			_		MIN	TYP	MAX		
C.D.				25°C		0.03			
				V _{I(PP)} = 1 V	−55°C		0.04		
	Slow rate at unity gain	$R_L = 1 M\Omega$,		125°C		0.02		\//ua	
SR	Slew rate at unity gain	C _L = 20 pF, See Figure 1		25°C		0.03		V/μs	
			V _{I(PP)} = 2.5 V	−55°C		0.04		1	
				125°C		0.02			
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	$R_S = 20 \Omega$,	25°C		68		nV/√ Hz	
				25°C		5			
ВОМ	Maximum output-swing bandwidth	$V_O = V_{OH}$	VO = VOH, $R_L = 1 M\Omega$,	C _L = 20 pF,	−55°C		8		kHz
		1 1 1 1 1 1 1 1 2 2 ,	See rigure r	125°C		3			
			_	25°C		85			
В1	Unity-gain bandwidth	V _I = 10 mV, See Figure 3		−55°C		140		kHz	
				125°C		45			
		V 40 V	, 5	25°C		34°			
φm	Phase margin	$V_{I} = 10 \text{ mV},$ $C_{I} = 20 \text{ pF},$	f = B ₁ , See Figure 3	−55°C		39°			
		- 20 ρι,	ecc i iguio o	125°C		25°			

operating characteristics, $V_{DD} = 10 \text{ V}$

PARAMETER		TEST CONDITIONS		TA	TLC27L2M TLC27L7M			UNIT			
					MIN	TYP	MAX				
SR				25°C		0.05					
				V _{I(PP)} = 1 V	−55°C		0.06				
	Slow rate at unity gain	$R_L = 1 M\Omega$, $C_L = 20 pF$,		125°C		0.03		\//uo			
	Slew rate at unity gain	See Figure 1		25°C		0.04		V/μs			
				l ccc i gare i		V _{I(PP)} = 5.5 V	−55°C		0.06		
				125°C		0.03					
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	Rs = 20Ω ,	25°C		68		nV/√ Hz			
				25°C		1					
Вом	Maximum output-swing bandwidth	$V_O = V_{OH}$, $R_L = 1 M\Omega$,	C _L = 20 pF, See Figure 1	−55°C		1.5		kHz			
			See rigule i	125°C		0.7					
				25°C		110					
В1	$V_{\rm I} = 10$ mV, See Figure 3	$C_L = 20 pF$,	−55°C		165		kHz				
		See rigure 3		125°C		70					
)/ ₁ 40>/	, D	25°C	C 38°						
φm	Phase margin	$V_I = 10 \text{ mV},$ $C_L = 20 \text{ pF},$	f = B ₁ , See Figure 3	−55°C		43°					
		- 20 μι,	eccguic o	125°C		29°					

PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLC27L2 and TLC27L7 are optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit gives the same result.




Figure 1. Unity-Gain Amplifier




Figure 2. Noise-Test Circuit




Figure 3. Gain-of-100 Inverting Amplifier

SLOS052C - OCTOBER 1987 - REVISED MARCH 2001

PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLC27L2 and TLC27L7 operational amplifiers, attempts to measure the input bias current can result in erroneous readings. The bias current at normal room ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- 1. Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 4). Leakages that would otherwise flow to the inputs are shunted away.
- 2. Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

One word of caution: many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 4. Isolation Metal Around Device Inputs (JG and P packages)

low-level output voltage

To obtain low-supply-voltage operation, some compromise was necessary in the input stage. This compromise results in the device low-level output being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to Figures 14 through 19 in the Typical Characteristics of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture results in leakage and contact resistance, which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. It is suggested that these measurements be performed at temperatures above freezing to minimize error.



SLOS052C - OCTOBER 1987 - REVISED MARCH 2001

PARAMETER MEASUREMENT INFORMATION

full-power response

Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 1. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 5). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 5. Full-Power-Response Output Signal

test time

Inadequate test time is a frequent problem, especially when testing CMOS high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS devices and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

SLOS052C - OCTOBER 1987 - REVISED MARCH 2001

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
۷ _{IO}	Input offset voltage	Distribution	6, 7
ανιο	Temperature coefficient of input offset voltage	Distribution	8, 9
Vон	High-level output voltage	vs High-level output current vs Supply voltage vs Free-air temperature	10, 11 12 13
VOL	Low-level output voltage	vs Differential input voltage vs Free-air temperature vs Low-level output current	14,16 15,17 18, 19
A _{VD}	Large-signal differential voltage amplification	vs Supply voltage vs Free-air temperature vs Frequency	20 21 32, 33
I _{IB}	Input bias current	vs Free-air temperature	22
lιο	Input offset current	vs Free-air temperature	22
VIC	Common-mode input voltage	vs Supply voltage	23
IDD	Supply current	vs Supply voltage vs Free-air temperature	24 25
SR	Slew rate	vs Supply voltage vs Free-air temperature	26 27
	Normalized slew rate	vs Free-air temperature	28
V _{O(PP)}	Maximum peak-to-peak output voltage	vs Frequency	29
B ₁	Unity-gain bandwidth	vs Free-air temperature vs Supply voltage	30 31
φm	Phase margin	vs Supply voltage vs Free-air temperature vs Capacitive Load	34 35 36
٧n	Equivalent input noise voltage	vs Frequency	37
	Phase shift	vs Frequency	32, 33

TYPICAL CHARACTERISTICS





Figure 6

DISTRIBUTION OF TLC27LC AND TLC27L7






Figure 7

DISTRIBUTION OF TLC27LC AND TLC27L7 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT




Figure 9





Figure 10



HIGH-LEVEL OUTPUT VOLTAGE vs




Figure 11

HIGH-LEVEL OUTPUT VOLTAGE vs FREE-AIR TEMPERATURE




Figure 13

[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.






Figure 14




Figure 16






Figure 15



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.





[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.




INPUT BIAS CURRENT AND INPUT OFFSET CURRENT

FREE-AIR TEMPERATURE 10000 IIB and I_{IO} - Input Bias and Offset Currents - pA $V_{DD} = 10 V$ $V_{IC} = 5 V$ See Note A 1000 lιΒ 100 ΙΙO 10 1 0.1 25 45 65 85 105 125 - Free-Air Temperature - °C

NOTE A: The typical values of input bias current and input offset current below 5 pA were determined mathematically.

Figure 22



COMMON-MODE INPUT VOLTAGE POSITIVE LIMIT




Figure 23

SUPPLY CURRENT VS DEE_AID TEMPERATUR





Figure 25

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.






SLEW RATE vs FREE-AIR TEMPERATURE 0.07 $R_L = 1 M\Omega$ $V_{DD} = 10 V$ $C_L = 20 pF$ V_{I(PP)} = 5.5 V 0.06 $A_V = 1$ See Figure 1 SR - Slew Rate - V/ µ s 0.05 $V_{DD} = 10 V$ V_I(PP) = 1 V_ 0.04 0.03 $V_{DD} = 5 V$ 0.02 $\overline{V_{I(PP)}} = 1 V$ $V_{DD} = 5 V$ 0.01 $V_{I(PP)} = 2.5 V$ 0.00 -75 -50-25 0 25 50 75 100 125 TA - Free-Air Temperature - °C

Figure 26

Figure 27



MAXIMUM-PEAK-TO-PEAK OUTPUT VOLTAGE





Figure 29

[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.









Figure 31

igure 30

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



LARGE-SIGNAL DIFFERENTIAL VOLTAGE **AMPLIFICATION AND PHASE SHIFT**






Figure 33



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TYPICAL CHARACTERISTICS








Figure 37

single-supply operation

While the TLC27L2 and TLC27L7 perform well using dual power supplies (also called balanced or split supplies), the design is optimized for single-supply operation. This design includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 3 V (C-suffix types), thus allowing operation with supply levels commonly available for TTL and HCMOS; however, for maximum dynamic range, 16-V single-supply operation is recommended.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. A resistive voltage divider is usually sufficient to establish this reference level (see Figure 38). The low input bias current of the TLC27L2 and TLC27L7 permits the use of very large resistive values to implement the voltage divider, thus minimizing power consumption.

The TLC27L2 and TLC27L7 work well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 39); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- 2. Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, high-frequency applications may require RC decoupling.




Figure 38. Inverting Amplifier With Voltage Reference




Figure 39. Common Versus Separate Supply Rails



input characteristics

The TLC27L2 and TLC27L7 are specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower range limit includes the negative rail, while the upper range limit is specified at V_{DD} –1 V at T_A = 25°C and at V_{DD} –1.5 V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLC27L2 and TLC27L7 very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 μ V/month, including the first month of operation.

Because of the extremely high input impedance and resulting low bias current requirements, the TLC27L2 and TLC27L7 are well suited for low-level signal processing; however, leakage currents on printed circuit boards and sockets can easily exceed bias current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 4 in the Parameter Measurement Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 40).

Unused amplifiers should be connected as grounded unity-gain followers to avoid possible oscillation.

noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLC27L2 and TLC27L7 result in a very low noise current, which is insignificant in most applications. This feature makes the devices especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω , since bipolar devices exhibit greater noise currents.




Figure 40. Guard-Ring Schemes

output characteristics

The output stage of the TLC27L2 and TLC27L7 is designed to sink and source relatively high amounts of current (see typical characteristics). If the output is subjected to a short-circuit condition, this high current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.


All operating characteristics of the TLC27L2 and TLC27L7 were measured using a 20-pF load. The devices drive higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figure 41). In many cases, adding a small amount of resistance in series with the load capacitance alleviates the problem.



SLOS052C - OCTOBER 1987 - REVISED MARCH 2001

APPLICATION INFORMATION


output characteristics (continued)




(a) $C_L = 20 pF$, $R_L = NO LOAD$



(b) $C_L = 260 \text{ pF}, R_L = NO \text{ LOAD}$



(c) $C_L = 310 \text{ pF}, R_L = NO \text{ LOAD}$



(d) TEST CIRCUIT

Figure 41. Effect of Capacitive Loads and Test Circuit

Although the TLC27L2 and TLC27L7 possess excellent high-level output voltage and current capability, methods for boosting this capability are available, if needed. The simplest method involves the use of a pullup resistor (R_P) connected from the output to the positive supply rail (see Figure 42). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on-resistance between approximately $60~\Omega$ and $180~\Omega$, depending on how hard the operational amplifier input is driven. With very low values of R_P, a voltage offset from 0 V at the output occurs. Second, pullup resistor R_P acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.

output characteristics (continued)




Figure 42. Resistive Pullup to Increase VOH

Figure 43. Compensation for Input Capacitance

feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, some caution is appropriate. Most oscillation problems result from driving capacitive loads (discussed previously) and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 43). The value of this capacitor is optimized empirically.

electrostatic discharge protection

The TLC27L2 and TLC27L7 incorporate an internal electrostatic discharge (ESD) protection circuit that prevents functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices, as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLC27L2 and TLC27L7 inputs and outputs were designed to withstand -100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes should not, by design, be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 μ F typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occurring increases with increasing temperature and supply voltages.






Figure 44. Multivibrator




NOTE: $V_{DD} = 5 \text{ V to } 16 \text{ V}$

Figure 45. Set/Reset Flip-Flop




NOTE: $V_{DD} = 5 \text{ V to } 12 \text{ V}$

Figure 46. Amplifier With Digital Gain Selection



NOTE: $V_{DD} = 5 \text{ V to } 16 \text{ V}$

Figure 47. Full-Wave Rectifier



NOTE: Normalized to f_{C} = 1 kHz and R_{L} = 10 $k\Omega$

Figure 48. Two-Pole Low-Pass Butterworth Filter




Figure 49. Difference Amplifier

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265