
SLWS018B - JUNE 1996 - REVISED MAY 1998

- Meet CCITT/(D3/D4) Channel Bank Recommendations for Input Signals Greater than –55 dBm0
- Programmable Transmit and Receive Gain Control With Pin-Selectable Gain/Attenuation Levels
- Includes Differential Output on the TCM37C14A
- Precision Switched-Capacitor Filters and Converters
- Improved Version TCM29C13A Series COMBOs (CODEC and Filters)
- Low Power CMOS
 - Operating Mode ... 70 mW Typical
 - Power-Down Mode ... 7 mW Typical
- Internal Sample-and-Hold and Autozero Functions
- Precision Internal Voltage References
- TCM37C14A Features Pin-Selectable μ-Law or A-Law Companding and Pin-Selectable Master Clock Rate (1.536 MHz, 1.544 MHz, and 2.048 MHz Available)
- TCM37C15A is 2.048 MHz A-Law Only



description

The TCM37C14A and TCM37C15A PCM combo with programmable gain control devices are single-chip PCM combos (pulse-code-modulated CODECs with voice-band filtering). They are designed to perform transmit encoding (A/D conversion) and receive decoding (D/A conversion), as well as the transmit and receive filtering functions required to meet CCITT/(D3/D4) G.711 and G.714 specifications in a PCM system. Each device provides all the functions required to interface a full-duplex, 4-line voice telephone circuit with a TDM (time-division-multiplexed) system, and also perform the encoding and decoding of call progress tones. The TCM37C14A and TCM37C15A are based on the proven TI TCM29C13A core, and have the added feature of programmable transmit and receive gain.

Primary applications include line interface for digital transmission and switching of T1/E1 carrier (PABX [private branch automatic exchange] and central office telephone systems), subscriber line concentrators, digital encryption systems, and digital signal processing. They are intended to be used at the analog termination of a PCM line or trunk to the POTS (plain old telephone system) local-loop line.

The TCM37C15A is available in 20-pin DW SOIC (small-outline IC) or 20-pin N PDIP (plastic dual-in-line package) packages, and the TCM37C14A is available in a 24-pin DW SOIC package and includes differential output. All are characterized for operation from -40° C to 85° C.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1998, Texas Instruments Incorporated

SLWS018B - JUNE 1996 - REVISED MAY 1998

AVAILABLE OPTIONS					
	PACKAGE				
TA	20 PI	24 PIN			
	SMALL OUTLINE (DW)	PLASTIC DIP (N)	SMALL OUTLINE (DW)		
-40°C to 85°C	TCM37C15AIDW	TCM37C15AIN	TCM37C14AIDW		

functional block diagram



[†]TCM37C14A only

NOTE A: Terminal numbers shown are for the TCM37C14A.



SLWS018B - JUNE 1996 - REVISED MAY 1998

			_	Terminal Functions		
	TERMINAL					
NO. NAME '37C15A '37C14A		I/O	DESCRIPTION			
AGND	15	19		Analog ground return for all internal voice circuits. AGND is connected internally to DGND.		
ANLGIN	16	20	I	Analog input to transmit operational amplifier.		
ASEL		15	I	Selection between A-law and μ -law operation. When ASEL is connected to V _{BB} , A-law is selected. When ASEL is connected to V _{CC} or ground, μ -law is selected.		
CLKSEL		10	I	Clock frequency selection. CLKSEL must be connected to V _{BB} , V _{CC} , or ground to select the master clock frequency. When CLKSEL is tied to V _{BB} , MCLK is 2.048 MHz. When it is tied to ground, MCLK is at 1.544 MHz. When it is tied to V _{CC} , MCLK is 1.536 MHz.		
DGND	11	13		Digital ground for all internal logic circuits. DGND is internally connected to AGND.		
FSR	10	12	I	Frame-synchronization clock input/time-slot enable for receive channel. The receive channel enters the standby state when FSR is held low for 300 ms.		
FSX	13	16	I	Frame-synchronization clock input/time-slot enable for transmit. The transmit channel enters the standby state when FSX is held low for 300 ms.		
GS0	8	9	I	Input for first bit of the programmable gain control circuitry. GS0 works in combination with GS1 to simultaneously control transmit and receive gain, and controls power-down instruction. (See Table 1 and 2 for control logic information.)		
GS1	7	8	I	Input for second bit of the programmable gain control circuitry. GS1 works in combination with GS0 to simultaneously control transmit and receive gain, and controls power-down instruction. (See Table 1 and 2 for control logic information.)		
GSR	6	7	I	Input to gain-setting network of the output power amplifier. Gain is set by external resistors with three levels of programmable gain or attenuation control. (See Figure 6 and Figure 7 for recommended configuration.)		
GSX	19	23	0	Output terminal of internal uncommitted operational amplifier. Internally, GSX is the voice signal input to the transmit filter.		
MCLK	12	14	I	Master clock (input). For the TCM37C14A, the master clock frequency can be either 2.048 MHz, 1.544 MHz, or 1.536 MHz, and is selected by CLKSEL. MCLK for the TCM37C15A is 2.048 MHz.		
PCMIN	9	11	I	Receive PCM input. PCM data is clocked in on PCMIN on eight consecutive negative transitions of the receive data clock (MCLK).		
PCMOUT	14	17	0	Transmit PCM output. PCM data is clocked out on PCMOUT on eight consecutive positive transitions of the transmit data clock (MCLK).		
PWRO+	2	2	0	Noninverting output of power amplifier. PWRO+ can drive transformer hybrids or high-impedance loads directly in a differential or a single-ended configuration.		
PWRO-		3	0	Inverting output of power amplifier. PWRO- is functionally identical with and complementary to PWRO+.		
RIN	3	4	Т	Input to receive section amplifiers. (See Figure 6 and Figure 7 for recommended circuitry.)		
RS1	4	5		Terminal for first gain-control resistor of the receive section. RS1 is selected through closure of the first gain control switch. (See Figure 6 and Figure 7 for recommended circuitry.)		
RS2	5	6		Terminal for second gain control resistor of the receive section. RS2 is selected through closure of the second gain control switch. (See Figure 6 and Figure 7 for recommended configuration.)		
TS1	18	22		Terminal for gain-control resistor on input of transmit section. TS1 is selected through closure of the first gain-control switch. (See Figure 6 and Figure 7 for recommended configuration.)		
TS2	17	21		Terminal for gain-control resistor on input of transmit section. TS2 is selected through closure of the second gain-control switch. (See Figure 6 and Figure 7 for recommended configuration.)		
TSX		18	0	Transmit channel time-slot strobe for the transmit channel (active low). TSX is an open drain output and can be used as an enable signal for a 3-state output buffer.		
V _{BB}	1	1		Negative supply voltage. Input is $-5 \text{ V} \pm 5\%$.		
VCC	20	24		Positive supply voltage. Input is 5 V \pm 5%.		



SLWS018B - JUNE 1996 - REVISED MAY 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1)
Supply voltage, V _{BB} (see Note 1)7 V
Voltage range at any analog input, V _I V _{CC} + 0.3 V to V _{BB} – 0.3 V
Continuous total power dissipation at (or below) 25°C free-air temperature
Operating free-air temperature range, T _A
Storage temperature range, T _{stg} 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW or N package
JEDEC Latch up ±250 mA or ±10 V

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: Voltage values are with respect to GND.

NOTE 1: Voltage values are with respect to GND.

recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
Supply voltage, V_{CC} (see Notes 2 and 3)		4.75	5	5.25	V
Supply voltage, VBB -		-4.75	-5	-5.25	V
DGND voltage with respect to AGND			0		V
High-level input voltage, V _{IH}		2.2			V
Low-level input voltage, V _{IL}				0.8	V
	At GSX/GSR	10			kΩ
	At PWRO+ and/or PWRO-	4.75 5 5.25 -4.75 -5 -5.25 0 0 2.2 0.8	Ω		
Lood conscitance. C:	At GSX/GSR			50	рF
High-level input voltage, V _{IH} Low-level input voltage, V _{IL} Load resistance, RL Load capacitance, CL	At PWRO+ and/or PWRO-			100	рг
Operating free-air temperature, T _A		-40		85	°C

NOTES: 2. To avoid possible damage to these CMOS devices and resulting reliability problems, the power-up procedure described in the device power-up sequence paragraphs later in this document should be followed.

3. Voltages at analog inputs and outputs, V_{CC} and V_{BB} terminals, are with respect to the AGND terminal. All other voltages are referenced to the DGND terminal unless otherwise noted.



SLWS018B - JUNE 1996 - REVISED MAY 1998

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (outputs not loaded) (unless otherwise noted)

supply current

PARAMETER		TEST CONDITIONS	0°C to 85°C			−40°C to 0°C			UNIT	
	FARAMETER		TEST CONDITIONS	MIN	TYP	P MAX MIN TYP		IAX MIN TYP MAX		UNIT
		Operating			7	10		8	11	
ICC	Supply current from VCC	Standby	FSX, FSR at VIL (after 300 ms)		0.5	1.3		1	1.7	mA
		Power down	GS0, GS1 = V _{IL} (after 300 ms)		0.5	1.2		1	1.7	
		Operating			-7	-9		-9	-11.5	
IBB	Supply current from VBB	Standby	FSX, FSR at V _{IL} (after 300 ms)		-0.6	-1		-0.8	-1.2	mA
	٨B	Power down	GS0, GS1 = V _{IL} (after 300 ms)		-0.3	-0.9		-0.4	-1.2	
		Operating			70	100		80	110	
PD	Power dissipation	Standby	FSX, FSR at VIL (after 300 ms)		9	13		10	17	mW
		Power down	GS0, GS1 = V _{IL} (after 300 ms)		7	12		10	17	

digital interface

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
VOH	High-level output voltage at PCMOUT	I _{OH} = -9.6 mA	2.4			V
VOL	Low-level output voltage at PCMOUT, TSX	I _{OL} = 3.2 mA			0.5	V
IIH	High-level input current, any digital input	$V_{I} = 2.2 V$ to V_{CC}			12	μΑ
١ _{١L}	Low-level input current, any digital input	V _I = 0 to 0.8 V			12	μA
Ci	Input capacitance			5		pF
Co	Output capacitance			5		pF

[†] All typical values are at $V_{BB} = -5$ V, $V_{CC} = 5$ V, and $T_A = 25^{\circ}$ C.

transmit amplifier input

PARAMETER	TEST CONDITIONS	MIN	түр†	MAX	UNIT
Input current at ANLGIN	$V_{I} = -2.17 \text{ V}$ to 2.17 V			±100	nA
Input offset voltage at ANLGIN	$V_{I} = -2.17 \text{ V}$ to 2.17 V		±25		mV
Common-mode rejection at ANLGIN	$V_{I} = -2.17 \text{ V} \text{ to } 2.17 \text{ V}$	55			dB
Open-loop voltage amplification at GSX			5000		
Open-loop unity-gain bandwidth at GSX			1		MHz
Input resistance at ANLGIN		10			MΩ

[†] All typical values are at $V_{BB} = -5 \text{ V}$, $V_{CC} = 5 \text{ V}$, and $T_A = 25^{\circ}\text{C}$.

receive filter output[‡]

PARAMETER		MAX	UNIT
Output offset voltage PWRO+, PWRO- (single ended), Relative to AGND	80		mV
Output resistance at PWRO+, PWRO-	1		Ω

[†] All typical values are at $V_{BB} = -5$ V, $V_{CC} = 5$ V, and $T_A = 25^{\circ}C$. [‡] PWRO– on TCM37C14A only



SLWS018B - JUNE 1996 - REVISED MAY 1998

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (outputs not loaded) (unless otherwise noted) (continued)

gain and dynamic range, V_{CC} = 5 V, V_{BB} = -5 V, T_A = 25°C (see Notes 4, 5, and 6) (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Encoder milliwatt response (transmit dain tolerance)		Signal input = 1.064 Vrms for μ -law, Signal input = 1.068 Vrms for A-law		±0.04	±0.2	dBm0	
Encoder milliwatt response variation with temperature and supplies		$T_A = -40^{\circ}C - 85^{\circ}C$, supplies = ±5%		±0.08		dB	
		Signal input per CCITT G.711, output signal = 1 kHz		±0.04	±0.2	dBm0	
Digital milliwatt response variation with temperature and supplies		$T_A = -40^{\circ}C - 85^{\circ}C$, supplies = ±5%		±0.08		dB	
	μ-law	$R_1 = 600 \Omega$		2.76			
Zero-transmission-level point, transmit channel (0 dBm0)	A-law	KL = 000 22		2.79		dBm	
	μ-law	R ₁ = 900 Ω		1		ubiii	
	A-law	KL = 900 22		1.03			
	μ-law	$P_{1} = 600 \Omega$		5.76			
Zero-transmission-level point, receive channel (0 dBm0)	A-law	$R_{L} = 600 \Omega$		5.79		dBm	
	μ-law	R ₁ = 900 Ω		4	4		
	A-law	VT = 200 75		4.03			

NOTES: 4. Unless otherwise noted, the analog input is a 0-dBm0, 1020-Hz sine wave, where 0 dBm0 is defined as the zero-reference point of the channel under test with unity gain set on the amplifier. This corresponds to an analog signal input of 1.064 Vrms, or an output of 1.503 Vrms.

5. The input amplifier is set for unity gain, noninverting. The digital input is a PCM bit stream generated by passing a 0-dBm0, 1020-Hz sine wave through an ideal encoder.

6. Receive output is measured single ended with the output amplifier in the unity-gain configuration. All output levels are (sin x)/x corrected.

gain tracking, reference level = -10 dBm0

PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
Transmit gain tracking error, sinusoidal input	$3 > input level \ge -40 dBm0$	±0.25	
	-40 > input level ≥-50dBm0	±0.5	dB
	-50 > input level ≥ -55 dBm0	±1.2	
Receive gain tracking error, sinusoidal input	$3 > input level \ge -40 dBm0$	±0.25	
	-40 > input level ≥ -50 dBm0	±0.5	dB
	−50 > input level ≥ −55 dBm0	±1.2	

noise

PARAMETER	TEST CONDITIONS	MIN TYP [†]	MAX	UNIT
Transmit noise, C-message weighted	ANLGIN = AGND	1	7	dBrnC0
Transmit noise, psophometrically weighted	ANLGIN = AGND	-82	-80	dBm0p
Receive noise, C-message-weighted quiet code at PWRO+	PCMIN = 11111111 (μ-law), PCMIN = 11010101 (A-law)	2	5	dBrnC0
Receive noise, psophometrically weighted	PCM = lowest positive decode level		-81	dBm0p

[†] All typical values are at $V_{BB} = -5$ V, $V_{CC} = 5$ V, and $T_A = 25^{\circ}$ C.



SLWS018B - JUNE 1996 - REVISED MAY 1998

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (outputs not loaded) (unless otherwise noted) (continued)

power supply rejection and crosstalk attenuation

PARAMETER		TEST CONDITIONS	ΜΙΝ ΤΥΡ [†] ΜΑΧ	UNIT
	0 < f < 30 kHz	Idle channel,	-40	dB
V _{CC} supply voltage rejection ratio, transmit channel	30 < f < 50 kHz	supply signal = 200 mVpp, f measured at PCMOUT	-45	uв
$V_{\mbox{\scriptsize BB}}$ supply voltage rejection ratio, transmit channel	0 < f < 30 kHz	ldle channel, supply signal = 200 mVpp,	-35	dB
	30 < f < 50 kHz	f measured at PCMOUT Idle channel,	-55	
V _{CC} supply voltage rejection ratio, receive channel	0 < f < 30 kHz	ldle channel, supply signal = 200 mVpp,	-40	dB
(single ended)	30 < f < 50 kHz	narrow-band, f measured at PWRO+	-45	
V _{BB} supply voltage rejection ratio, receive channel	0 < f < 30 kHz	ldle channel, supply signal = 200 mVpp,	-40	dB
(single ended)	30 < f < 50 kHz	narrow-band, f measured at PWRO+	-45	UD
Crosstalk attenuation, transmit-to-receive at PWRO+ (single ended)		ANLGIN = 0 dBm0, f = 1.02 kHz, unity gain, PCMIN = lowest decode level	75	dB
Crosstalk attenuation, receive-to-transmit at PWRO+ ((single ended)	PCMIN = 0 dBm0, f = 1.02 kHz	75	dB

[†] All typical values are at V_{BB} = -5 V, V_{CC} = 5 V, and T_A = 25° C.

distortion

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT	
	0 > ANLGIN ≥ -30 dBm0	36			
Transmit signal to distortion ratio, sinusoidal input (CCITT G.712 – Method 2)	-30 > ANLGIN ≥ -40 dBm0	30		dB	
	$-40 > ANLGIN \ge -45 dBm0$	25			
	0 > ANLGIN ≥ -30 dBm0	36			
Receive signal to distortion ratio, sinusoidal input (CCITT G.712 – Method 2)	-30 > ANLGIN ≥ -40 dBm0	30		dB	
	-40 > ANLGIN ≥ -45 dBm0	25			
Transmit single-frequency distortion products	Input signal = 0 dBm0		-46	dBm0	
Receive single-frequency distortion products	Input signal = 0 dBm0		-46	dBm0	
	CCITT G.712 (7.1)		-35		
Intermodulation distortion, end-to-end	CCITT G.712 (7.2)		-49		
Spurious out-of-band signals, end-to-end	CCITT G.712 (6.1)		-25	dBm0	
	CCITT G.712 (9)		-40		



SLWS018B - JUNE 1996 - REVISED MAY 1998

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (outputs not loaded) (unless otherwise noted) (continued)

PARAMETER	TEST CONDITION	IS	MIN TYP	MAX to	UNIT	
Transmit absolute delay time to PCMOUT	f _{MCLK} = 2.048 MHz, Input to ANLGIN is 1.02 kHz at 0 dBm	24	5	μs		
	f = 500 Hz to 600 Hz		17			
Transmit differential envelope delay time	f = 600 Hz to 1000 Hz		g	95		
relative to transmit absolute delay time	f = 1000 Hz to 2600 Hz		4	5	μs	
	f = 2600 Hz to 2800 Hz		10)5		
Receive absolute delay time to PWRO+	f _{MCLK} = 2.048 MHz, Digital input is d	19	0	μs		
	f = 500 Hz to 600 Hz	4				
Receive differential envelope delay time	f = 600 Hz to 1000 Hz	3	5	_		
relative to transmit absolute delay time	f = 1000 Hz to 2600 Hz	8	5	μs		
	f = 2600 Hz to 2800 Hz	11	0			
		16.67 Hz		-30		
		50 Hz		-25		
		60 Hz		-23		
Gain (voltage amplification) relative to gain	Input amplifier set for unity gain,	200 Hz	-1.8	-0.125		
at 1.02 kHz	Noninverting maximum gain output, Input signal at ANLGIN is 0 dBm0	300 Hz to 3 kHz	-0.15	0.15	dB	
		3.3 kHz	-0.35	0.15		
		3.4 kHz	-1	-0.1		
		4 kHz		-14		

transmit filter transfer function (see Figure 1)

[†] All typical values are at $V_{BB} = -5$ V, $V_{CC} = 5$ V, and $T_A = 25^{\circ}$ C.

receive filter transfer function (see Figure 2)

PARAMETER	PARAMETER TEST CONDITIONS					
		Below 20 Hz		0.15		
		20 Hz		0.15		
		200 Hz	-0.5	0.15		
	Input signal at DCMIN is 0 dDm0	300 Hz to 3 kHz	-0.15	0.15	dD	
Gain (voltage amplification) relative to gain at 1.02 kHz	Input signal at PCMIN is 0 dBm0 3.3 kHz 3.4 kHz 4 kHz	3.3 kHz	-0.35	0.15	dB	
		3.4 kHz	-1	-0.1		
		4 kHz		-14		
		4.6 kHz and above		-30		

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

clock timing (see Figure 3)

		MIN	NOM	MAX	UNIT
tc(MCLK)	Clock period, MCLK (2.048 MHz systems)	488			ns
t _r	Rise time, MCLK	5		30	ns
tf	Fall time, MCLK	5		30	ns
^t w(MCLK)	Pulse duration, MCLK (see Note 7)	220			ns
	Clock duty cycle [t _{w(CLK)} /t _{c(CLK)}], MCLK	45%	50%	55%	
	SY CLK and ESP CLK must be phase locked with MCLK				

NOTE 7: FSX CLK and FSR CLK must be phase-locked with MCLK.



SLWS018B - JUNE 1996 - REVISED MAY 1998

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

transmit timing (see Figure 3)

		MIN	MAX	UNIT
^t d(FSX)	Delay time (frame sync), FSX high or low before MCLK \downarrow	100	t _{c(MCLK)} –100	ns

receive timing (see Figure 4)

		MIN	MAX	UNIT
^t d(FSR)	Delay time (frame sync), FSR high or low before MCLK \downarrow	100	t _{c(MCLK)} -100	ns
t _{su} (PCMIN)	Setup time, PCMIN high before MCLK \downarrow	50		ns
^t h(PCMIN)	Hold time after PCMIN \downarrow	60		ns


switching characteristics over recommended ranges of operating conditions (see Figures 3 and 4)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
^t pd1	Propagation delay time, MCLK \uparrow to bit 1 data valid at PCMOUT (data enable time on time slot entry) (see Note 8)	$C_L = 0 \text{ pF to } 100 \text{ pF}$	0	145	ns
tpd2	Propagation delay time, MCLK \uparrow bit n to bit n data valid at PCMOUT (data valid time)	$C_L = 0 \text{ pF}$ to 100 pF	0	145	ns
tpd3	Propagation delay time, MCLK \downarrow low bit 8 to bit 8 Hi-Z at PCMOUT (data float time on time slot exit) (see Note 8)	C _L = 0 pF	60	215	ns
t _{pd4}	Propagation delay time, MCLK \uparrow bit 1 to $\overline{\text{TSX}}$ active (low) (time slot enable time)	$C_L = 0 \text{ pF}$ to 100 pF	0	145	ns
tpd5	Propagation delay time, MCLK \downarrow to bit 8 to $\overline{\text{TSX}}$ inactive (high) (timeslot disable time) (see Note 8)	C _L = 0 pF	60	190	ns

NOTE 8: Timing parameters t_{pd1} , t_{pd3} , and t_{pd5} are referenced to the high-impedance state.



SLWS018B - JUNE 1996 - REVISED MAY 1998




PARAMETER MEASUREMENT INFORMATION

NOTE A: Gain (voltage amplification) is defined as gain relative to gain at 1 kHz in dB.

Figure 1. Transmit Filter Transfer Characteristics



SLWS018B - JUNE 1996 - REVISED MAY 1998




PARAMETER MEASUREMENT INFORMATION



Figure 2. Receive Filter Transfer Characteristics



SLWS018B - JUNE 1996 - REVISED MAY 1998




PARAMETER MEASUREMENT INFORMATION

[†] Bit 1 = MSB = most significant bit (sign bit) and is clocked in first on PCMIN or clocked out first on PCMOUT.

[‡]Bit 8 = LSB = least significant bit and is clocked in last on PCMIN or is clocked out last on PCMOUT.

NOTE A: Inputs are driven from 0.45 V to 2.4 V. Time intervals are referenced to 2 V when the high level is indicated and 0.8 V when the low level is indicated.

Figure 3. Transmit Timing



[†] Bit 1 = MSB = most significant bit (sign bit) and is clocked in first on PCMIN or clocked out first on PCMOUT.

[‡] Bit 8 = LSB = least significant bit and is clocked in last on PCMIN or is clocked out last on PCMOUT.

NOTE A: Inputs are driven from 0.45 V to 2.4 V. Time intervals are referenced to 2 V when the high level is indicated and 0.8 V when the low level is indicated.

Figure 4. Receive Timing



SLWS018B - JUNE 1996 - REVISED MAY 1998

PRINCIPLES OF OPERATION

system reliability and design considerations

The TCM37C14A and TCM37C15A system reliability and design considerations are described in the following paragraphs.

latch-up

Latch-up is possible in all CMOS devices. It is caused by the firing of a parasitic SCR that is present due to the inherent nature of CMOS. When a latch-up occurs, the device draws excessive amounts of current and will continue to draw heavy current until power is removed. Latch-up can result in permanent damage to the device if supply current to the device is not limited.

Even though the devices are heavily protected against latch-up, it is still possible to cause latch-up under certain conditions in which excess current is forced into or out of one or more terminals. Latch-up can occur when the positive supply voltage drops momentarily below ground, when the negative supply voltage rises momentarily above ground, or, possibly, if a signal is applied to a terminal after power has been applied but before the ground is connected. This can happen if the device is hot inserted into a card with the power applied, or if the device is mounted on a card that has an edge connector, and the card is hot inserted into a system with the power on.

To help ensure that latch-up does not occur, it is considered good design practice to connect a reverse-biased Schottky diode with a forward voltage drop of less than or equal to 0.4 V (1N5711 or equivalent) between each power supply and GND (see Figure 5). If it is possible that a TCM37C14A- or TCM37C15A-equipped card with an edge connector could be hot inserted into a powered-up system, it is also important to ensure that the ground edge-connector traces are longer than the power and signal traces, so that the card ground is always the first to make contact.




Figure 5. Latch-Up Protection Diode Connection



SLWS018B - JUNE 1996 - REVISED MAY 1998

PRINCIPLES OF OPERATION

system reliability and design considerations (continued)

device power-up sequence

Latch-up also can occur if a signal source is connected without the device being properly grounded. A signal applied to one terminal could then find a ground through another signal terminal on the device. To ensure proper operation of the device and as a safeguard against this sort of latch-up, it is recommended that the following power-up sequence always be used:

- 1. Ensure that no signals are applied to the device before the power-up sequence is complete.
- 2. Connect GND.
- 3. Apply V_{BB} (most negative voltage).
- 4. Apply V_{CC} (most positive voltage).
- 5. Force a power down condition in the device.
- 6. Connect the master clock.
- 7. Release the power-down condition.
- 8. Apply FSX and/or FSR synchronization pulses.
- 9. Apply signal inputs.

When powering down the device, this procedure should be followed in the reverse order.

internal sequencing

On the transmit channel, digital outputs PCMOUT and \overline{TSX}^{\dagger} are held in the high-impedance state for approximately four frames (500 µs) after power up or application of V_{BB} or V_{CC}. After this delay, PCMOUT and \overline{TSX}^{\dagger} are functional and occur in the proper timeslot. The analog circuits on the transmit side require approximately 60 ms to reach their equilibrium value due to the autozero circuit settling time. Thus, valid digital information, such as for on/off hook detection, is available almost immediately, while analog information is available after some delay.

To further enhance system reliability, the PCMOUT and \overline{TSX}^{\dagger} terminals are placed in a high-impedance state approximately 20 µs after an interruption of MCLK. This interruption could possibly occur with some kind of fault condition elsewhere in the system.

† TCM37C14A only

miscellaneous functions

Miscellaneous functions of the TCM37C14A and TCM37C15A are described in the following paragraphs.

gain/attenuation control

On-chip logic is included on the TCM37C14A and TCM37C15A to control the channel gain or attenuation and power-down functions with minimum terminal allocation. The operational amplifiers in the receive and transmit sections can be configured to either attenuate or amplify the signal depending on how external resistors are connected to the device.

Two control input terminals (GS0 and GS1) select one of three levels of gain or attenuation in the transmit and receive path as well as power-down. Note that the gain for both the transmit and receive sides are set together and that the device enters the power-down mode when both GS0 and GS1 are held low.



SLWS018B - JUNE 1996 - REVISED MAY 1998

PRINCIPLES OF OPERATION

miscellaneous functions (continued)

gain adjustment

Hi

Hi

Open

Closed

If gain is used on the receive side, the input PCM data levels must be properly limited to prevent saturation of the output amplifier. Refer to the gain and dynamic range table in the electrical characteristics section.

The gain of the transmit and receive amplifiers is set by external resistors connected to the device as shown in Figure 6 and can be adjusted using internal switching elements as shown in Table 1.




Figure 6. Gain Control Circuitry

			0		0			
	ITROL /IINALS	INT	FERNAL SWI	TCH POSITIC	TRANSFER (GA			
GS0	GS1	RS1	RS2	TS1	TS2	RECEIVE	TRANSMIT	
Low	Low		Power Down					
Low	Hi	Open	Open	Open	Open	– RSF/RSIN	– RTF/RTIN	
Hi	Low	Closed	Open	Closed	Open	– RSF/RSIN RSA	– RTF/RTIN RTA	

Open

Closed

- RSF/RSIN || RSB

- RTF/RTIN || RTB

Table 1. Logic Table for Programmable Gain Control




SLWS018B - JUNE 1996 - REVISED MAY 1998

PRINCIPLES OF OPERATION

miscellaneous functions (continued)

attenuation adjust

The attenuation of the transmit and receive amplifiers is set by external resistors connected to the device as shown in Figure 7 and can be adjusted using internal switching elements as shown in Table 2.





	TROL IINALS	INTERNAL SWITCH POSITION				-	FUNCTION UATION)
GS0	GS1	RS1	RS2	TS1	TS2	RECEIVE	TRANSMIT
Low	Low		Power Down				
Low	Hi	Open	Open	Open	Open	– RSF/RSIN	– RTF/RTIN
Hi	Low	Closed	Open	Closed	Open	– RSF RSB/RSIN	– RTF RTB/RTIN
Hi	Hi	Open	Closed	OPEN	Closed	– RSF RSA/RSIN	– RTF RTA/RTIN



PRINCIPLES OF OPERATION

miscellaneous functions (continued)

power-down and standby operations

To minimize power consumption, a power-down mode and three standby modes are provided. For power down, low signals are applied to terminals GS0 and GS1. In the power-down mode, the average power consumption is reduced to approximately 7 mW.

The three standby modes give the options of placing the entire device on standby, placing only the transmit channel on standby, or placing only the receive channel on standby. To place the entire device on standby, both FSX and FSR are held low. For transmit-only operation, FSX is high and FSR is held low. For receive-only operation, FSR is high and FSX is low (see Table 3 for power-down and standby procedures).

DEVICE STATUS	PROCEDURE	TYPICAL POWER CONSUMPTION	DIGITAL OUTPUT STATUS
Power down	GS0 and GS1 are low.	7 mW	TSX and PCMOUT are in the high-impedance state.
Entire device on standby	FSX and FSR are low.	9 mW	TSX and PCMOUT are in the high-impedance state.
Only transmit on standby	FSX is low, FSR is high.	50 mW	TSX and PCMOUT are placed in the high-impedance state within 300 ms.
Only receive on standby	FSR is low, FSX is high.	30 mW	

Table 3. Power-Down and Standby Procedures

fixed-data-rate timing

Fixed-data-rate timing uses master clock MCLK, frame synchronizer clocks FSX and FSR, and output \overline{TSX} (TCM37C14A only). An 8-kHz clock signal should be applied to the FSX and FSR inputs to set the sampling frequency. Data is transmitted on PCMOUT on the first eight positive transitions of MCLK following the rising edge of FSX. Data is received on PCMIN on the first eight falling edges of MCLK following FSR. A D/A conversion is performed on the received digital word and the resulting analog sample voltage is held on an internal sample-and-hold capacitor until transferred to the receive filter.

The TCM37C14A operates with MCLK frequencies of 1.536 MHz, 1.544 MHz, or 2.048 MHz, while the TCM37C15A operates at 2.048 MHz.

precision voltage references

Voltage references that determine the gain and dynamic range characteristics of the device are generated internally and require no external components to operate. A difference in subsurface charge density between two suitably implanted MOS devices is used to derive a temperature- and bias-stable reference voltage. These references are calibrated during the manufacturing process. Separate references are supplied to the transmit and receive sections, and each is calibrated independently. Each reference value is then further trimmed by the gain-setting operational amplifiers to a final precision value. Manufacturing tolerances of typically \pm 0.04 dB in absolute gain for each half channel can be achieved, providing a significant margin to compensate for error in other board components.

conversion laws

The TCM37C14A provides pin-selectable μ -law or A-law operation as specified by the CCITT G.711 recommendation. A-law operation is selected when the ASEL terminal is connected to V_{BB} and μ -law operation is selected when the ASEL terminal is connected to V_{CC} or to GND.

The TCM37C15A provides A-law operation only.



SLWS018B – JUNE 1996 – REVISED MAY 1998

PRINCIPLES OF OPERATION

transmit operation

The transmit operation is described in the following paragraphs.

transmit filter

The input section provides gain adjustment in the passband by means of an on-chip uncommitted operational amplifier. The load impedance to ground (AGND) at the amplifier output must be greater than 10 k Ω in parallel with less than 50 pF.

A low-pass antialiasing section is included on the device. This section provides 35-dB attenuation at the sampling frequency. No external components are required to provide the necessary antialiasing function for the switched capacitor section of the transmit filter.

The band-pass section provides passband flatness and stopband attenuation that fulfills the AT&T D3/D4 channel bank transmission specification and CCITT recommendation G.712. Device specifications meet or exceed digital class-5 central office switching systems requirements for input signals greater than –55 dBm0.

A high-pass section configuration was chosen to reject low-frequency noise from 50- and 60-Hz power lines, 17-Hz European electric railroads, ringing frequencies and their harmonics, and other low-frequency noise. Even with the high rejection at these frequencies, the sharpness of the band edge gives low attenuation at 200 Hz. This feature allows the use of low-cost transformer hybrids without external components to be used in systems.

encoding

The encoder internally samples the output of the transmit filter and holds each sample on an internal sample-and-hold capacitor. The encoder performs an A/D conversion on a switched-capacitor array. Digital data representing the sample is then transmitted on the first eight data clocks bits of the next frame.

The autozero circuit corrects for dc offset on the input signal to the encoder, using the sign-bit-averaging technique. The sign bit from the encoder output is long-term averaged and subtracted from the input to the encoder, removing all dc offset from the encoder input waveform.

receive operation

The receive operation is described in the following paragraphs.

decoding

The serial PCM word is received at the PCMIN terminal on the first eight data clock bits of the frame. D/A conversion is performed and the corresponding analog sample is held on an internal sample-and-hold capacitor. The sample voltage is then transferred to the receive filter.

receive filter

The receive filter provides passband flatness and stopband rejection that fulfills both the AT&T D3/D4 specification and CCITT recommendation G.712. The filter contains the required compensation for the $(\sin x)/x$ response of such decoders.



SLWS018B - JUNE 1996 - REVISED MAY 1998

PRINCIPLES OF OPERATION

transmit operation (continued)

receive output power amplifiers

A balanced-output amplifier is provided to allow maximum flexibility in output configuration. Either of the two outputs can drive single-ended loads (i.e. referenced to AGND). Alternatively, the differential output can directly drive a bridged load. The output stage is capable of driving resistive loads as low as 300 Ω to a single-ended level of 12 dBm, or as low as 600 Ω in the differential mode to a level of 15 dBm.

Transmission levels are specified relative to the receive channel output under digital milliwatt conditions (i.e. when the digital input at PCMIN is the 8-code sequence specified in CCITT recommendation G.711).



SLWS018B – JUNE 1996 – REVISED MAY 1998

APPLICATION INFORMATION

Figure 8 shows a typical application of the TCM37C15A in the attenuation configuration. Resistor values have been chosen to provide gains of 0 dB, -2.5 dB, and -7 dB in the transmit direction using the formulas in Table 2 (gain is controlled by GS0 and GS1). In the receive direction, gain has been configured for unity at all three settings of GS0 and GS1.

High-tolerance resistors are recommended for the gain-setting networks to ensure consistant and accurate gain. Resistor values should be selected such that all equivalent feedback and input resistors values are 10 k Ω or greater. For example: RSIN || RSA || RTB \geq 10 k Ω and RTIN || RTA || RTB \geq 10 k Ω in gain configuration (see Figure 6 and Table 1), and RSF || RSA || RSB \geq 10 k Ω and RTF || RTA || RTB \geq 10 k Ω in attenuation configuration (see Figure 7 and Table 2).

Connect 0.1 μ F bypass capacitors across the V_{CC} and AGND device terminals and across the V_{BB} and AGND device terminals to reduce noise. For best results, these capacitors should be physically located as close to the device terminals as possible.

Although the TCM37C14A and TCM37C15A devices are heavily protected against latch-up, 0.4-V Schottky diodes D1 and D2 should be used for applications in environments that could expose the board to hot-swapping — a common cause of latch-up (see the latch-up paragraph earlier in this document).




Figure 8. Typical TCM37C15A Application




SLWS018B - JUNE 1996 - REVISED MAY 1998

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

DW (R-PDSO-G**) 16 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013




SLWS018B - JUNE 1996 - REVISED MAY 1998

MECHANICAL DATA

PLASTIC DUAL-IN-LINE PACKAGE

N (R-PDIP-T**)



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 (20 pin package is shorter then MS-001.)



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated