SN54LVT244, SN74LVT244 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

2Y1 3ND 2A1 1Y4 2A2 2A2

SCBS135B - AUGUST 1992 - REVISED MARCH 1994

 State-of-the-Art Advanced BiCMOS SN54LVT244 ... J OR W PACKAGE SN74LVT244 . . . DB. DW. OR PW PACKAGE Technology (ABT) Design for 3.3-V (TOP VIEW) **Operation and Low Static Power** Dissipation 10E 20 🛛 V_{CC} Support Mixed-Mode Signal Operation (5-V) 1A1 🛛 19 20E 2 Input and Output Voltages With 3.3-V V_{CC}) 2Y4 🛛 3 18 1Y1 Support Unregulated Battery Operation 1A2 🛛 4 17 2A4 Down to 2.7 V 2Y3 🛛 5 16 1Y2 Typical V_{OLP} (Output Ground Bounce) 1A3 🛛 6 15 🛛 2A3 < 0.8 V at V_{CC} = 3.3 V, T_A = 25° C 2Y2 🛛 7 14 **1**Y3 13 2A2 1A4 🛛 8 ESD Protection Exceeds 2000 V Per 12[] 1Y4 2Y1 II 9 MIL-STD-883C, Method 3015; Exceeds GND [] 10 11 1 2A1 200 V Using Machine Model (C = 200 pF, R = 0) SN54LVT244 ... FK PACKAGE Latch-Up Performance Exceeds 500 mA (TOP VIEW) Per JEDEC Standard JESD-17 Bus-Hold Data Inputs Eliminate the Need 141 20E for External Pullup Resistors Supports Live Insertion 3 2 1 20 19 1A2 18 1Y1 4 Package Options Include Plastic 2Y3 5 2A4 17 Small-Outline (DW), Shrink Small-Outline 1A3 Π_{6} 16 1Y2 (DB), and Thin Shrink Small-Outline (PW) 2Y2 2A3 15 Packages, Ceramic Chip Carriers (FK), 1A4 1Y3 8 14 Ceramic Flatpacks (W), and Ceramic 9 10 11 12 13 DIPS (J)

description

These octal buffers and line drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The LVT244 is organized as two 4-bit line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT244 is packaged in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT244 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVT244 is characterized for operation from -40°C to 85°C.

(each buffer)								
INP	UTS	OUTPUT						
OE	Α	Y						
L	Н	Н						
L	L	L						
н	Х	Z						

FUNCTION TABLE

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated

2 - 1

SN54LVT244, SN74LVT244 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS135B - AUGUST 1992 - REVISED MARCH 1994

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)

13

15

17

2A2

2A3

2A4



7

5

3

2Y2

2Y3

2Y4

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	. -0.5 V to 4.6 V -0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, VO (see Note 1) .	$\ldots~-0.5$ V to 7 V
Current into any output in the low state, IO: SN54LVT244	96 mA
SN74LVT244	128 mA
Current into any output in the high state, I _O (see Note 2): SN54LVT244	48 mA
SN74LVT244	64 mA
Input clamp current, I _{IK} (V _I < 0)	50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
- 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.



SN54LVT244, SN74LVT244 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS135B – AUGUST 1992 – REVISED MARCH 1994

recommended operating conditions (see Note 4)

					SN74LVT244		LINUT
			MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5.5		5.5	V
IOH	High-level output current			-24		-32	mA
IOL	Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.



SN54LVT244, SN74LVT244 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS135B - AUGUST 1992 - REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS				SN54LVT244			SN74LVT244			
PARAMETER					TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT	
VIK	V _{CC} = 2.7 V,	lı = –18 mA				-1.2			-1.2	V	
	$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	I _{OH} = -100 μA	V _{CC} -0	.2		V _{CC} -0).2				
Veri	V _{CC} = 2.7 V,	I _{OH} = - 8 mA	2.4			2.4			V		
⊻ОН	V _{CC} = 3 V,	I _{OH} = - 24 mA	2						V		
	V _{CC} = 3 V,	$I_{OH} = -32 \text{ mA}$				2					
	V _{CC} = 2.7 V,	I _{OL} = 100 μA				0.2			0.2		
	V _{CC} = 2.7 V,	I _{OL} = 24 mA				0.5			0.5		
Ve	V _{CC} = 3 V,	I _{OL} = 16 mA			0.4			0.4	V		
VOL	V _{CC} = 3 V,	I _{OL} = 32 mA			0.5			0.5			
	$V_{CC} = 3 V,$	I _{OL} = 48 mA			0.55						
	V _{CC} = 3 V,	I _{OL} = 64 mA							0.55		
	$V_{CC} = 0 \text{ or MAX}^{\ddagger},$	V _I = 5.5 V			50			10			
	V _{CC} = 3.6 V,	$V_I = V_{CC} \text{ or } GND$	Control pins			±1			±1		
1 1	V _{CC} = 3.6 V,	$V_I = V_{CC}$	Data pipa			1			1	μΑ	
	V _{CC} = 3.6 V,	$V_{I} = 0$	Data pins			-5			-5		
l _{off}	$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$	-						±100	μA	
ha is	V _{CC} = 3 V,	V _I = 0.8 V	A inpute	75			75				
'I(hold)	$V_{CC} = 3 V,$	$V_{I} = 2 V$	A inputs	-75			-75			μΑ	
IOZH	V _{CC} = 3.6 V,	$V_{O} = 3 V$				1			1	μA	
IOZL	V _{CC} = 3.6 V,	V _O = 0.5 V				-1			-1	μA	
		I _O = 0,	Outputs high		0.12	0.39		0.12	0.19	- mA	
	V _{CC} = 3.6 V,		Outputs low		8.6	14		8.6	12		
	$V_{I} = V_{CC} \text{ or } GND$		Outputs disabled		0.12	0.39		0.12	0.19		
∆ICC§	$V_{CC} = 3 V$ to 3.6 V, One input at $V_{CC} - 0.6 V$, Other inputs at V_{CC} or GND					0.3			0.2	mA	
Ci	$V_{I} = 3 V \text{ or } 0$				4			4		pF	
Co	$V_0 = 3 V \text{ or } 0$				8			8		pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SN54LVT244, SN74LVT244 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS135B – AUGUST 1992 – REVISED MARCH 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Note 5)

		TO (OUTPUT)	SN54LVT244				SN74LVT244						
PARAMETER	FROM (INPUT)		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX		
^t PLH	A	A	v	0.5	4.7		5.2	1	2.5	4.3		5	
^t PHL				0.5	4.4		5.4	1	2.5	4.2		5.2	115
^t PZH	OE	OE	v	0.8	5.4		6.5	1	2.7	5.2		6.3	200
tPZL			1	0.8	5.4		7.6	1.1	3.1	5.2		6.7	115
^t PHZ	OE	OE	v	1.5	6.2		6.9	2.1	3.9	5.6		6.3	
^t PLZ			T T	1.2	5.5		6	1.8	3.2	5.1		5.6	115

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

MCFP006A-JANUARY 1995 - REVISED FEBRUARY 2002

CERAMIC DUAL FLATPACK



NOTES: A. All linear dimensions are in inches (millimeters).

W (R-GDFP-F20)

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.



MLCC006B - OCTOBER 1996

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004

MSOI003E - JANUARY 1995 - REVISED SEPTEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

DW (R-PDSO-G**) 16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013



MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated