SN74LVCZ161284A
19-BIT IEEE 1284 TRANSLATION TRANSCEIVER
WITH ERROR-FREE POWER UP

- **Power-On Reset (POR) Prevents Printer Errors When Printer Is Turned On, But No Valid Signal Is at Pins A9–A13**
- **Operates From 3 V to 3.6 V**
- **1.4-kΩ Pullup Resistors Integrated on All Open-Drain Outputs Eliminate the Need for Discrete Resistors**
- **Designed for the IEEE Std 1284-I (Level-1 Type) and IEEE Std 1284-II (Level-2 Type) Electrical Specifications**
- **Flow-Through Architecture Optimizes PCB Layout**
- **I_{off} and Power-Up 3-State Support Hot Insertion**
- **Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II**
- **ESD Protection Exceeds JESD 22**
  - **4000-V Human-Body Model (A114-A)**
  - **350-V Machine Model (A115-A)**
  - **1500-V Charged-Device Model (C101)**

DGG PACKAGE
(TOP VIEW)

HD	1	48	DIR
A9	2	47	Y9
A10	3	46	Y10
A11	4	45	Y11
A12	5	44	Y12
A13	6	43	Y13
V_{CC}	7	42	V_{CC} CABLE
A1	8	41	B1
A2	9	40	B2
GND	10	39	GND
A3	11	38	B3
A4	12	37	B4
A5	13	36	B5
A6	14	35	B6
GND	15	34	GND
A7	16	33	B7
A8	17	32	B8
V_{CC}	18	31	V_{CC} CABLE
PERI LOGIC IN	19	30	PERI LOGIC OUT
A14	20	29	C14
A15	21	28	C15
A16	22	27	C16
A17	23	26	C17
HOST LOGIC OUT	24	25	HOST LOGIC IN

description/ordering information

The SN74LVCZ161284A is designed for 3-V to 3.6-V V_{CC} operation. This device provides asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

This device has eight bidirectional bits; data can flow in the A-to-B direction when the direction-control input (DIR) is high, and in the B-to-A direction when DIR is low. This device also has five drivers that drive the cable side and four receivers. The SN74LVCZ161284A has one receiver dedicated to the HOST LOGIC line and a driver to drive the PERI LOGIC line.

ORDERING INFORMATION

T_A	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	TSSOP – DGG	Tape and reel	SN74LVCZ161284AGR	LVCZ161284A

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

TEXAS INSTRUMENTS

description/ordering information (continued)

The output drive mode is determined by the high-drive (HD) control pin. When HD is high, the outputs are in a totem-pole configuration and in an open-drain configuration when HD is low. This meets the drive requirements as specified in the IEEE Std 1284-I (level-1 type) and IEEE Std 1284-II (level-2 type) parallel peripheral-interface specifications. Except for HOST LOGIC IN and peripheral logic out (PERI LOGIC OUT), all cable-side pins have a 1.4-kΩ integrated pullup resistor. The pullup resistor is switched off if the associated output driver is in the low state or if the output voltage is above V_{CC} CABLE. If V_{CC} CABLE is off, PERI LOGIC OUT is set to low.

The device has two supply voltages. V_{CC} is designed for 3-V to 3.6-V operation. V_{CC} CABLE supplies the inputs and output buffers of the cable side only and is designed for 3-V to 3.6-V and for 4.7-V to 5.5-V operation. Even when V_{CC} CABLE is 3 V to 3.6 V, the cable-side I/O pins are 5-V tolerant.

The Power-On Reset (POR) ensures that the Y outputs (Y9–Y13) stay in the high state after power on until an associated input (A9–A13) goes high. When an associated input goes high, all Y outputs are activated, and noninverting signals of the associated inputs are driven through Y outputs. This special feature prevents printer system errors caused by deasserting the BUSY signal in the cable at power on.

FUNCTION TABLE

| INPUTS		OUTPUT	MODE
DIR	HD		
L	L	Open drain	A9–A13 to Y9–Y13 and PERI LOGIC IN to PERI LOGIC OUT
		Totem pole	B1–B8 to A1–A8 and C14–C17 to A14–A17
L	H	Totem pole	B1–B8 to A1–A8, A9–A13 to Y9–Y13, PERI LOGIC IN to PERI LOGIC OUT, and C14–C17 to A14–A17
H	L	Open drain	A1–A8 to B1–B8, A9–A13 to Y9–Y13, and PERI LOGIC IN to PERI LOGIC OUT
		Totem pole	C14–C17 to A14–A17
H	H	Totem pole	A1–A8 to B1–B8, A9–A13 to Y9–Y13, C14–C17 to A14–A17, and PERI LOGIC IN to PERI LOGIC OUT

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

logic diagram

NOTES: A. The PMOS transistors prevent backdriving current from the signal pins to V_{CC} CABLE when V_{CC} CABLE is open or at GND. The PMOS transistor is turned off when the associated driver is in the low state.
   B. The PMOS transistor prevents backdriving current from the signal pins to V_{CC} CABLE when V_{CC} CABLE is open or at GND.
   C. Active input detection circuit forces Y9–Y13 to the high state after power on, until one of the A9–A13 pins goes high (see below).

Active Input Detection Circuit

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range: V_{CC} CABLE . . . . –0.5 V to 7 V

$\quad\quad\quad\quad\quad\quad\quad\quad$ V_{CC} . . . . –0.5 V to 4.6 V

Input and output voltage range, V_I and V_O: Cable side (see Notes 1 and 2) . . . . –2 V to 7 V

$\quad\quad\quad\quad\quad\quad\quad\quad\quad\quad\quad\quad\quad\quad\quad\quad$ Peripheral side (see Note 1) . . . . –0.5 V to V_{CC} + 0.5 V

Input clamp current, I_{IK} (V_I < 0) . . . . –20 mA

Output clamp current, I_{OK} (V_O < 0) . . . . –50 mA

Continuous output current, I_O: Except PERI LOGIC OUT . . . . ±50 mA

$\quad\quad\quad\quad\quad\quad\quad\quad\quad\quad\quad$ PERI LOGIC OUT . . . . ±100 mA

Continuous current through each V_{CC} or GND . . . . ±200 mA

Output high sink current, I_{SK} (V_O = 5.5 V and V_{CC} CABLE = 3 V) . . . . 65 mA

Package thermal impedance, θ_{JA} (see Note 3) . . . . 70°C/W

Storage temperature range, T_{stg} . . . . –65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The ac input voltage pulse duration is limited to 40 ns if the amplitude is greater than –0.5 V.
3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
V_{CC} CABLE	Supply voltage for the cable side, V_{CC} CABLE ≥ V_{CC}		3	5.5	V
V_{CC}	Supply voltage		3	3.6	V
V_{IH}	High-level input voltage	A, B, DIR, and HD	2		V
		C14–C17	2.3		
		HOST LOGIC IN	2.6		
		PERI LOGIC IN	2		
V_{IL}	Low-level input voltage	A, B, DIR, and HD		0.8	V
		C14–C17		0.8	
		HOST LOGIC IN		1.6	
		PERI LOGIC IN		0.8	
V_I	Input voltage	Peripheral side	0	V_{CC}	V
		Cable side	0	5.5	
V_O	Open-drain output voltage	HD low	0	5.5	V
I_{OH}	High-level output current	HD high, B and Y outputs		–14	mA
		A outputs and HOST LOGIC OUT		–4	
		PERI LOGIC OUT		–0.5	
I_{OL}	Low-level output current	B and Y outputs		14	mA
		A outputs and HOST LOGIC OUT		4	
		PERI LOGIC OUT		84	
T_A	Operating free-air temperature		0	70	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range, V_{CC} CABLE = 5 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V_{CC}	MIN	TYP†	MAX	UNIT
ΔV_t Hysteresis $(V_{T+} - V_{T-})$	All inputs except the C inputs and HOST LOGIC IN		3.3 V		0.4		V
	HOST LOGIC IN				0.2		
	C inputs				0.8		
V_{OH}	HD high, B and Y outputs	$I_{OH} = -14$ mA	3 V	2.23			V
			3.3 V‡	2.4			
	HD high, A outputs, and HOST LOGIC OUT	$I_{OH} = -4$ mA	3 V	2.4			
		$I_{OH} = -50$ µA		2.8			
	PERI LOGIC OUT	$I_{OH} = -0.5$ mA	3.15 V	3.1			
			3.3 V‡	4.5			
V_{OL}	B and Y outputs	$I_{OL} = 14$ mA	3 V			0.77	V
	A outputs and HOST LOGIC OUT	$I_{OL} = 50$ µA				0.2	
		$I_{OL} = 4$ mA				0 4	
	PERI LOGIC OUT	$I_{OL} = 84$ mA				0.9	
I_I	C inputs	$V_I = V_{CC}$	3.6 V§			50	µA
		$V_I = $ GND (pullup resistors)				−3.5	mA
	All inputs except the B or C inputs	$V_I = V_{CC}$ or GND	3.6 V			±1	µA
I_{OZ}	A1–A8	$V_O = V_{CC}$ or GND	3.6 V			±20	µA
	B outputs	$V_O = V_{CC}$ CABLE	3.6 V			50	µA
		$V_O = $ GND (pullup resistors)	3.6 V§			−3.5	mA
	Open-drain Y outputs	$V_O = $ GND (pullup resistors)	3.6 V§			−3.5	mA
I_{OZPU}	B and Y outputs	$V_O = 5.5$ V	0 to 1.5 V¶			350	µA
		$V_O = $ GND				−5	mA
I_{OZPD}	B and Y outputs	$V_O = 5.5$ V	0 to 1.5 V¶			350	µA
		$V_O = $ GND				−5	mA
I_{off}	Power-down input leakage, except A1–A8 or B1–B8 inputs	V_I or $V_O = 0$ to 3.6 V	0§			100	µA
	Power-down output leakage, B1–B8 and Y9–Y13 outputs	V_I or $V_O = 0$ to 5.5 V				100	
I_{CC}		$V_I = $ GND ($12 \times$ pullup)	3.6 V‡			45	mA
			3.6 V			70	
		$V_I = V_{CC}$, $I_O = 0$	3.6 V			0.8	
C_i	All inputs	$V_I = V_{CC}$ or GND	3.3 V		3		pF
C_{io}	I/O ports	$V_O = V_{CC}$ or GND	3.3 V		7		pF
Z_O	Cable side	$I_{OH} = -35$ mA	3.3 V		45		Ω
R pullup	Cable side	$V_O = 0$ V (in high-impedance state)	3.3 V	1.15		1.65	kΩ

† Typical values are measured at $V_{CC} = 3.3$ V, V_{CC} CABLE = 5 V, and $T_A = 25°C$.
‡ V_{CC} CABLE = 4.7 V
§ V_{CC} CABLE = 3.6 V
¶ Connect the V_{CC} pin and the V_{CC} CABLE pin.

![Texas Instruments logo]

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 2 and 3)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	MIN	TYP[†]	MAX	UNIT
t_{PLH}	Totem pole	A1–A8	B1–B8	1		22	ns
t_{PHL}				1		22	
t_{PLH}	Totem pole	A9–A13	Y9–Y13	1		20	ns
t_{PHL}				1		20	
t_{PLH}	Totem pole	B1–B8	A1–A8	1		10	ns
t_{PHL}				1		10	
t_{PLH}	Totem pole	C14–C17	A14–A17	1		11	ns
t_{PHL}				1		11	
t_{PLH}	Totem pole	PERI LOGIC IN	PERI LOGIC OUT	1		13	ns
t_{PHL}				1		13	
t_{PLH}	Totem pole	HOST LOGIC IN	HOST LOGIC OUT	1		13	ns
t_{PHL}				1		13	
t_{slew}	Totem pole	B1–B8 and Y9–Y13 outputs		0.05		0.4	V/ns
t_{PZH}		HD	B1–B8, Y9–Y13, and PERI LOGIC OUT	1		20	ns
t_{PHZ}				1		15	
$t_{en}-t_{dis}$		DIR	A1–A8	1		15	ns
t_{PHZ}		DIR	B1–B8	1		15	ns
t_{PLZ}				1		15	
t_r, t_f	Open drain	A1–A13	B1–B8 or Y9–Y13	1		120	ns
$t_{sk(o)}$[‡]		A1–A8 or B1–B8	B1–B8 or A1–A8		2.5	10	ns

[†] Typical values are measured at V_{CC} = 3.3 V, V_{CC} CABLE = 5 V, and T_A = 25°C.
[‡] Skew is measured at 1/2 (V_{OH} + V_{OL}) for signals switching in the same direction.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER		TEST CONDITIONS		TYP	UNIT
C_{pd}	Power dissipation capacitance	Outputs enabled	C_L = 0, f = 10 MHz	45	pF

V_{CC} = 3.3 V
V_{CC} CABLE = 5 V
T_A = 25°C
TYP = 80 ns

V_{CC} and V_{CC} CABLE

A_n (one of A9–A13)   50% V_{CC}

Initial Activation Time

Y9–Y13, Other Than Y_n 50% V_{CC} CABLE

One of pins A9–A13 Is Switched as Shown Above, and Other Four Inputs Are Forced at Low State.

Figure 1. Error-Free Circuit Timing

TEXAS
INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION

SLEW RATE A-TO-B OR A-TO-Y LOAD (TOTEM POLE)

VOLTAGE WAVEFORMS MEASURED AT TP1
SLEW RATE WAVEFORMS (B1–8 AND Y9–13)

A-TO-B LOAD OR A-TO-Y LOAD (OPEN DRAIN)

VOLTAGE WAVEFORMS MEASURED AT TP1, B SIDE

NOTES: A. C_L includes probe and jig capacitance.
B. When V_{CC} CABLE is 3.3 V $\pm$ 0.3 V, slew rate is measured between 0.4 V and 0.9 V for the rising edge and between 2.4 V and 1.9 V for the falling edge. When V_{CC} CABLE is 5 V $\pm$ 0.5 V, slew rate is measured between 0.4 V and 1.9 V for the rising edge and between 95% V_{CC} CABLE and 50% V_{CC} CABLE for the falling edge.

$$t_{slew} \text{ fall} = V_{CC}\left(\frac{95\% - 50\%}{t_{f1}}\right) \qquad t_{slew} \text{ rise} = \left(\frac{1.9 \text{ V} - 0.4 \text{ V}}{t_{r1}}\right)$$

C. Input rise (t_r) and fall (t_f) times are 3 ns. Rise and fall times (open drain) are <120 ns.
D. The outputs are measured one at a time with one transition per measurement.
E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
F. t_{PZL} and t_{PZH} are the same as t_{en}.
G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 2. Load Circuits and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION

When Measuring the Cable Side, V_{CC} CABLE × 2 V

TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	V_{CC} × 2 V
t_{PHZ}/t_{PZH}	GND

LOAD CIRCUIT

**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES (B to A)**

**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES**

B-TO-A LOAD (TOTEM POLE)

A-TO-B LOAD OR A-TO-Y LOAD (TOTEM POLE)

**VOLTAGE WAVEFORMS MEASURED AT TP1
PROPAGATION DELAY TIMES (A to B)**

NOTES: A. C_L includes probe and jig capacitance.
        B. Input rise and fall times are 3 ns.
        C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
            Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
        D. Input rise and fall times are 3 ns. Pulse duration is 150 ns < t_W < 10 µs.
        E. The outputs are measured one at a time with one transition per measurement.
        F. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
        G. t_{PZL} and t_{PZH} are the same as t_{en}.
        H. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 3. Load Circuit and Voltage Waveforms

**TEXAS
INSTRUMENTS**

DGG (R-PDSO-G**)   **PLASTIC SMALL-OUTLINE PACKAGE**

48 PINS SHOWN

PINS ** DIM	48	56	64
A MAX	12,60	14,10	17,10
A MIN	12,40	13,90	16,90

4040078 / F 12/97

NOTES: A. All linear dimensions are in millimeters.
          B. This drawing is subject to change without notice.
          C. Body dimensions do not include mold protrusion not to exceed 0,15.
          D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265