SN54LV165 ... J OR W PACKAGE SN74LV165 ... D, DB, OR PW PACKAGE

(TOP VIEW)

SH/LD

CLK 2

E

F

G 🛛 5

НП6

Q_H [] 7

GND I 8

4

SCES007B - MARCH 1995 - REVISED APRIL 1996

16 VCC

14 D

13 C

12 🛛 B

11 🛛 A

10 SER

9 🛛 Q_H

15 CLK INH

- EPIC[™] (Enhanced-Performance Implanted CMOS) 2-µ Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC}, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 < 2 V at V_{CC}, T_A = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs

description

The 'LV165 parallel-load, 8-bit shift registers are designed for 2.7-V to 5.5-V V_{CC} operation.

When the device is clocked, data is shifted toward the serial output Q_H . Parallel-in access to each stage is provided by eight individual direct data inputs that are enabled by a low level at the SH/LD input. The 'LV165 feature a clock inhibit function and a complemented serial output \overline{Q}_H .

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/ $\overline{\text{LD}}$ is

held high and clock inhibit (CLK INH) is held low. The functions of the CLK and CLK INH inputs are interchangeable. Since a low CLK input and a low-to-high transition of CLK INH accomplishes clocking, CLK INH should be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/LD is held high. The parallel inputs to the register are enabled while SH/LD is held low independently of the levels of CLK, CLK INH, or SER.

The SN54LV165 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LV165 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE									
	INPUTS	OPERATION							
SH/LD	CLK	CLK INH	OPERATION						
L	Х	Х	Parallel load						
н	Н	Х	Q ₀						
н	Х	Н	Q ₀						
н	L	\uparrow	Shift						
н	\uparrow	L	Shift						




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1996, Texas Instruments Incorporated




SCES007B - MARCH 1995 - REVISED APRIL 1996

logic diagram (positive logic)



Pin numbers shown are for D, DB, J, PW, and W packages.

typical shift, load, and inhibit sequences





SCES007B - MARCH 1995 - REVISED APRIL 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 7 V maximum.
- 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

recommended operating conditions (see Note 4)

			SN54L	.V165	SN74L	.V165	UNIT	
			MIN	MAX	MIN	MAX	UNIT	
V _{CC}	Supply voltage		2.7	5.5	2.7	5.5	V	
V	High-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		2		V	
VIH High-leve	High-level liput voltage	$V_{CC} = 4.5 V \text{ to } 5.5 V$	3.15		3.15		v	
VIL Low-le	Low lovel input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8		0.8	V	
	Low-level input voltage	V _{CC} = 4.5 V to 5.5 V		1.65		1.65	v	
VI	Input voltage		0	Vcc	0	VCC	V	
VO	Output voltage		0	VCC	0	VCC	V	
lau	Llich lovel output output	V _{CC} = 2.7 V to 3.6 V	00	-6		-6		
ЮН	High-level output current	$V_{CC} = 4.5 V \text{ to } 5.5 V$	P0	-12		-12	mA	
la:		V _{CC} = 2.7 V to 3.6 V	Y	6		6		
IOL	Low-level output current	Low-level output current V _{CC} = 4.5 V to 5.5 V		12		12	mA	
$\Delta t/\Delta v$	Input transition rise or fall rate		0	100	0	100	ns/V	
Тд	Operating free-air temperature				-40	85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



SCES007B - MARCH 1995 - REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	+	SN54LV165	SN74LV165	UNIT	
PARAMETER	TEST CONDITIONS	vcc†	MIN TYP MAX	MIN TYP MAX	UNIT	
	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2	V _{CC} -0.2		
VOH	$I_{OH} = -6 \text{ mA}$	3 V	2.4	2.4	V	
	$I_{OH} = -12 \text{ mA}$	4.5 V	3.6	3.6		
	I _{OL} = 100 μA	MIN to MAX	0.2	0.2		
VOL	$I_{OL} = 6 \text{ mA}$	3 V	0.4	0.4	V	
	I _{OL} = 12 mA	4.5 V	0.55	0.55		
1.	$V_{I} = V_{CC}$ or GND	3.6 V	2 ±1	±1	μA	
łı		5.5 V	5 ±1	±1	μΑ	
100	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	3.6 V	20	20	μA	
Icc		5.5 V	20	20	μΑ	
∆ICC	One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND	3 V to 3.6 V	500	500	μΑ	
C.	$V_{I} = V_{CC}$ or GND	3.3 V	2.5	2.5	рF	
Ci		5 V	3	3	μr	

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

					SN54L	V165			
			V _{CC} = ± 0.		= V _{CC} ± 0.		V _{CC} =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	50	0	40	0	30	MHz
t _W	Pulse duration	CLK high or low	14		18		22		ns
		SH/LD low	14		18		22		
		SH/LD high before CLK↑	10	2	13		G 17		
	O a lasse times a	SER before CLK	8	000	11	6	14		ns
t _{su}	Setup time	CLK INH before CLK	10	<u> </u>	12	50	15		
		Data before SH/LD↑	8	×.	12	X	17		
+.	Hold time	SER data after CLK↑	6		6		5		ns
th		Parallel data after SH/LD↑	6		6		5		



SCES007B - MARCH 1995 - REVISED APRIL 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			SN74LV165							
				V _{CC} = 5.5 V ± 0.5 V		V _{CC} = 3.3 V ± 0.3 V		2.7 V	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency		0	50	0	40	0	30	MHz	
t _w	Pulse duration	CLK high or low	14		18		22		ns	
	Fuise duration	SH/LD low	14		18		22			
		SH/LD high before CLK	10		13		17		ns	
	Catura tima	SER before CLK↑	8		11		14			
t _{su}	Setup time	CLK INH before CLK↑	10		12		15			
		Data before SH/LD↑	8		12		17			
+.	Hold time	SER data after CLK↑	6		6		5			
th		Parallel data after SH/LD↑	6		6		5		ns	

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

		TO (OUTPUT)	SN54LV165								
PARAMETER	FROM (INPUT)		V_{CC} = 5.5 V \pm 0.5 V		V_{CC} = 3.3 V \pm 0.3 V			V _{CC} = 2.7 V		UNIT	
	(111 01)		MIN	TYP	MAX	MIN	TYP	MAX	MIN	MAX	
f _{max}			50	90		40	75		30		MHz
	CLK			20	24	Nr.	20	38	C.M	47	
^t pd	SH/LD	$Q_H \text{ or } \overline{Q}_H$		19	24	ENITE STATE	19	36	2	44	ns
	Н			15	20		15	29		36	

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


		TO (OUTPUT)	SN74LV165								
PARAMETER	FROM (INPUT)		V _{CC} =	5.5 V \pm	0.5 V	V _{CC} =	3.3 V \pm	0.3 V	V _{CC} =	2.7 V	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	MAX	
fmax			50	90		40	75		30		MHz
	CLK			20	24		20	38		47	
^t pd	SH/LD	$Q_H \text{ or } \overline{Q}_H$		19	24		19	36		44	ns
	Н			15	20		15	29		36	

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{CC}	TYP	UNIT
Curved	Power dissipation capacitance	C ₁ = 50 pF, f = 10 MHz	3.3 V	33	рF
Cpd	Power dissipation capacitance	$C_L = 50 \text{ pF}, \text{ f} = 10 \text{ MHz}$	5 V	57	μr




SCES007B - MARCH 1995 - REVISED APRIL 1996



PARAMETER MEASUREMENT INFORMATION

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns. t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tPLZ and tPHZ are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .





PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74LV165D	OBSOLETE	SOIC	D	16	TBD	Call TI	Call TI
SN74LV165DBLE	OBSOLETE	SSOP	DB	16	TBD	Call TI	Call TI
SN74LV165DR	OBSOLETE	SOIC	D	16	TBD	Call TI	Call TI
SN74LV165PWLE	OBSOLETE	TSSOP	PW	16	TBD	Call TI	Call TI

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated