## SN74CBT3384A 10-BIT FET BUS SWITCH

SCDS004I - NOVEMBER 1992 - REVISED MAY 1998

<ul> <li>Functionally Equivalent to QS3384 and QS3L384</li> </ul>	DB, DBQ, DGV, DW, OR PW PACKAGE (TOP VIEW)	
<ul> <li>5-Ω Switch Connection Between Two Ports</li> </ul>		
TTL-Compatible Input Levels	1B1 2 23 2B5	
Package Options Include Plastic	1A1 🛛 3 22 🗍 2A5	
Small-Outline (DW), Shrink Small-Outline	1A2 🛛 4 🛛 21 🗋 2A4	
(DB, DBQ), Thin Very Small-Outline (DGV),	1B2 🛛 5 🛛 20 🗍 2B4	
and Thin Shrink Small-Outline (PW)	1B3 🛛 6 🛛 19 🗍 2B3	
Packages	1A3 🛛 7 🛛 18 🗍 2A3	
	1A4 🛛 8 🛛 17 🗍 2A2	
description	1B4 🛛 9 16 🗍 2B2	
The SN74CBT3384A provides ten bits of	1B5 🛛 10 🛛 15 📮 2B1	
The SN74CBT3384A provides ten bits of high-speed TTL-compatible bus switching. The	1A5 🛛 11 🛛 14 🗍 2 <u>A1</u>	
low on-state resistance of the switch allows	GND [ 12 13 ] 20E	
connections to be made with minimal propagation		

The device is organized as two 5-bit switches with separate output-enable ( $\overline{OE}$ ) inputs. When  $\overline{OE}$  is low, the switch is on and port A is connected to port B. When  $\overline{OE}$  is high, the switch is open and a high-impedance state exists between the two ports.


The SN74CBT3384A is characterized for operation from –40°C to 85°C.

(each 5-bit bus switch)						
INP	UTS	INPUTS/OUTPUTS				
10E	2 <mark>0E</mark>	1B1–1B5	2B1–2B5			
L	L	1A1–1A5	2A1–2A5			
L	Н	1A1–1A5	Z			
н	L	Z	2A1–2A5			
н	Н	Z	Z			

FUNCTION TABLE

### logic diagram (positive logic)

delay.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated

## SN74CBT3384A 10-BIT FET BUS SWITCH

SCDS004I - NOVEMBER 1992 - REVISED MAY 1998

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1) Continuous channel current		–0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_{I/O} < 0$ )		
Package thermal impedance, $\theta_{JA}$ (see Note 2)	: DB package	104°C/W
	DBQ package	113°C/W
	DGV package	139°C/W
	DW package	81°C/W
	PW package	
Storage temperature range, T <sub>stg</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
VCC	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
Τ <sub>Α</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER	TEST CONDITIONS		MIN	typ‡	MAX	UNIT	
VIK		$V_{CC} = 4.5 \text{ V},$ $I_{I} = -18 \text{ mA}$				-1.2	V	
Ц		V <sub>CC</sub> = 5.5 V,	$V_{I} = 5.5 \text{ V or GND}$				±1	μΑ
ICC	_	V <sub>CC</sub> = 5.5 V,	I <sub>O</sub> = 0,	$V_I = V_{CC}$ or GND			3	μΑ
∆ICC§	Control inputs	V <sub>CC</sub> = 5.5 V,	One input at 3.4 V,	Other inputs at $V_{CC}$ or GND			2.5	mA
Ci	Control inputs	VI = 3 V or 0				4		рF
Cio(OFF)	1	V <sub>O</sub> = 3 V or 0,	$\overline{OE} = V_{CC}$			4.5		pF
ron¶		$V_{CC} = 4 V,$ TYP at $V_{CC} = 4 V$	V <sub>I</sub> = 2.4 V,	lj = 15 mA		14	20	
			V <sub>I</sub> = 0	Ij = 64 mA		5	7	Ω
		V <sub>CC</sub> = 4.5 V		lı = 30 mA		5	7	
			V <sub>I</sub> = 2.4 V,	l <sub>l</sub> = 15 mA		10	15	

<sup>‡</sup> All typical values are at  $V_{CC}$  = 5 V (unless otherwise noted),  $T_A$  = 25°C.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

¶ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) terminals.




## SN74CBT3384A 10-BIT FET BUS SWITCH

SCDS004I - NOVEMBER 1992 - REVISED MAY 1998

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 4 V	V <sub>CC</sub> = 5 V ± 0.5 V		UNIT
		(001201)	MIN MAX	MIN	MAX	
t <sub>pd</sub> †	A or B	B or A	0.35		0.25	ns
t <sub>en</sub>	OE	A or B	6.2	1.9	5.7	ns
<sup>t</sup> dis	OE	A or B	5.5	2.1	5.2	ns

<sup>†</sup> The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
   C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>Q</sub> = 50 Ω, t<sub>f</sub> ≤ 2.5 ns. t<sub>f</sub> ≤ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PL7}$  and  $t_{PH7}$  are the same as  $t_{dis}$ .
- F. tp<sub>ZL</sub> and tp<sub>ZL</sub> are the same as  $t_{dis}$ .
- G. tpLH and tpHL are the same as  $t_{pd}$ .
  - . PLH and PHL are the same as tpg.

#### Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated