SLLS320C - DECEMBER 1998 - REVISED MARCH 2000

- Low-Voltage Differential Driver and Receiver for Half-Duplex Operation
- Designed for Signaling Rates of 400 Mbit/s
- ESD Protection Exceeds 15 kV on Bus Pins
- Operates from a Single 3.3 V Supply
- Low–Voltage Differential Signaling with Typical Output Voltages of 350 mV and a 50Ω Load
- Propagation Delay Times
 - Driver: 1.7 ns Typ
 - Receiver: 3.7 ns Typ
- Power Dissipation at 200 MHz
 - Driver: 50 mW Typical
 - Receiver: 60 mW Typical
- LVTTL Levels are 5 V Tolerant
- Bus Pins are High Impedance When Disabled or With V_{CC} Less Than 1.5 V
- Open-Circuit Fail-Safe Receiver
- Surface-Mount Packaging
 D Package (SOIC)
 - DGK Package (MSOP)

description

The SN65LVDM176 is a differential line driver and receiver configured as a transceiver that uses low-voltage differential signaling (LVDS) to achieve signaling rates as high as 400 Mbit/s. These circuits are similar to TIA/EIA-644 standard compliant devices (SN65LVDS) counterparts except that the output current of the drivers is doubled. This modification provides a minimum differential output voltage magnitude of 247 mV into a 50 Ω load and allows double-terminated lines and half-duplex operation. The receivers detect a voltage difference of less than 100 mV with up to 1 V of ground potential difference between a transmitter and receiver.

The intended application of this device and signaling technique is for half-duplex or multiplex baseband data transmission over controlled impedance media of approximately $100-\Omega$ characteristic impedance. The transmission media may be printed-circuit board traces, backplanes, or cables. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application specific characteristics).

The SN65LVDM176 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN65LVDM176D (Marked as DM176 or LVM176) SN65LVDM176DGK (Marked as M76)

	(тс	DP V	IEW)
R[1	U	8]V _{CC}]в
RE[2		7	В
DE[3		6	A
D[4		5	GND

logic diagram (positive logic)



1

Copyright © 2000, Texas Instruments Incorporated

SLLS320C - DECEMBER 1998 - REVISED MARCH 2000

AVAILABLE OPTIONS

	PACKAGE						
TA	SMALL OUTLINE (D) [†]	МЅОР (DGK) [†]					
-40°C to 85°C	SN65LVDM176D	SN65LVDM176DGK					

[†]The D package is available taped and reeled. Add the suffix R to the device type (e.g., SN65LVDM176DR).

Function Tables

DRIVER

INPUT	ENABLE	OUT	PUTS
D	DE	Α	В
L	Н	L	Н
н	Н	н	L
Open	Н	L	Н
Х	L	Z	Z

H = high level, L = low level, X = irrelevant,

Z = high impedance

RECEIVER


DIFFERENTIAL INPUTS $V_{ID} = V_A - V_B$	ENABLE RE	OUTPUT R
V _{ID} ≥ 100 mV	L	Н
–100 mV < V _{ID} < 100 mV	L	?
$V_{ID} \le -100 \text{ mV}$	L	L
Open	L	н
Х	н	Z

H = high level, L = low level, X = irrelevant,

Z = high impedance



SLLS320C - DECEMBER 1998 - REVISED MARCH 2000



equivalent input and output schematic diagrams



SLLS320C - DECEMBER 1998 - REVISED MARCH 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1)	
Electrostatic discharge (A, B, and GND) (see Note 2)	
All terminals	Class 3, A:7 kV, B:500 V
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	–40°C to 85°C
Storage temperature range, T _{stg}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.

2. Tested in accordance with MIL-STD-883C Method 3015.7.


	DISSIPATION RATING TABLE						
PACKAGE	PACKAGE $T_A \le 25^{\circ}$ C DERATING FACTOR $T_A = 85$ POWER RATING ABOVE $T_A = 25^{\circ}$ C POWER RATING ABOVE TA						
D	725 mW	5.8 mW/°C	377 mW				
DGK	424 mW	3.4 mW/°C	220 mW				

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	3	3.3	3.6	V
High-level input voltage, VIH	2			V
Low-level input voltage, VIL			0.8	V
Magnitude of differential input voltage, V_{ID}	0.1		0.6	V
Common-mode input voltage, VIC (see Figure 1)	$\frac{ V_{ID} }{2}$:	$\frac{2.4 - \frac{ V_{ID} }{2}}{V_{CC} - 0.8}$	V
Operating free–air temperature, T _A	-40		85	°C



SLLS320C - DECEMBER 1998 - REVISED MARCH 2000



device electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	түр†	MAX	UNIT
ICC Supply current		Driver and receiver enabled, No receiver load, Driver R_L = 50 Ω		10	15	
	Supply current	Driver enabled, Receiver disabled, RL = 50 Ω		9	15	mA
		Driver disabled, Receiver enabled, No load		1.8	5	
		Disabled		0.5	2	

[†] All typical values are at 25°C and with a 3.3-V supply.



SLLS320C - DECEMBER 1998 - REVISED MARCH 2000

driver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
IV _{OD} I	Differential output voltage magnitude		R _I = 50Ω,	247	340	454	
$\Delta V_{OD} $	Change in differential output voltage magnitude betw states	een logic	See Figure 2 and Figure 3	-50		50	mV
VOC(SS)	Steady-state common-mode output voltage			1.125		1.375	V
ΔV _{OC(SS)}	Change in steady-state common-mode output voltage logic states	between	See Figure 4	-50		50	mV
V _{OC(PP)}	Peak-to-peak common-mode output voltage	_			50	150	mV
		DE	$\lambda = E \lambda$		0.5	10	
ΊΗ	High-level input current [†]	D	V _{IH} = 5 V		2	20	μA
1		DE			-0.5	-10	A
ΊĽ	Low-level input current+	D	VIL = 0.8 V		2	10	μA
100	Chart aire it a tract a grant.		V_{OA} or $V_{OB} = 0 V$			-10	~
los	Short-circuit output current ⁺		$V_{OD} = 0 V$			-10	mA
Cl	Input capacitance				3		pF

[†] The non-algebraic convention, where the more positive (least negative) limit is designated maximum, is used in this data sheet for this parameter.

receiver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
VITH+	Positive-going differential input voltage threshold	See Figure 6			100	mV
VITH-	Negative-going differential input voltage threshold	See Figure o	-100			mv
VOH	High-level output voltage	I _{OH} = -8 mA	2.4			V
VOL	Low-level output voltage	I _{OL} = 8 mA			0.4	V
i.	Input current (A or B inputs)‡	V _I = 0 V	-2		-20	A
1	input current (A of B inputs)+	V _I = 2.4 V	-1.2	0 4 2 -20	μA	
II(OFF)	Power-off input current (A or B inputs)	V _{CC} = 0 V or 1.8 V			20	μA
Iн	High-level input current (enables)	V _{IH} = 5 V			10	μA
۱ _{IL}	Low-level input current (enables)	V _{IL} = 0.8 V			10	μA
loz	High-impedance output current [‡]	V _O = 0 V or 5 V			±1	μΑ

[†] All typical values are at 25°C and with a 3.3-V supply.

[‡] The non-algebraic convention, where the more positive (least negative) limit is designated maximum, is used in this data sheet for this parameter.



SLLS320C - DECEMBER 1998 - REVISED MARCH 2000

driver switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output		0.5	1.7	2.7	20
^t PHL	Propagation delay time, high-to-low-level output	$R_{I} = 50\Omega$	0.5	1.7	2.7	ns
t _{sk(p)}	Pulse skew (lt _{pHL} – t _{pLH} I)	$C_{L}^{-} = 10 \text{ pF},$		0.2		ns
t _r	Differential output signal rise time	See Figure 3		0.6	1	20
t _f	Differential output signal fall time			0.6	1	ns
^t PZH	Propagation delay time, high-impedance-to-high-level output			8	12	
t _{PZL}	Propagation delay time, high-impedance-to-low-level output	See Figure 5		7	10	
^t PHZ	Propagation delay time, high-level-to-high-impedance output	See Figure 5		3	10	ns
^t pLZ	Propagation delay time, low-level-to-high-impedance output			4	10	

[†] All typical values are at 25°C and with a 3.3 V supply.

[‡] t_{sk(lim)} is the maximum delay time difference between drivers over temperature, V_{CC}, and process.

receiver switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output		2.3	3.7	4.5	
^t PHL	Propagation delay time, high-to-low-level output		2.3	3.7	4.5	ns
t _{sk(p)}	Pulse skew (t _{pHL} – t _{pLH})	C _L = 10 pF, See Figure 7		0.4		
tr	Output signal rise time			0.8	1.5	-
t _f	Output signal fall time			0.8	1.5	ns
^t PZH	Propagation delay time, high-level-to-high-impedance output			3	10	
t _{PZL}	Propagation delay time, low-level-to-low-impedance output	See Figure 8		3	10	
^t PHZ	Propagation delay time, high-impedance-to-high-level output	See Figure 8		4	10	ns
^t PLZ	Propagation delay time, low-impedance-to-high-level output			6	10	

[†] All typical values are at 25°C and with a 3.3-V supply.

\$ t_{sk(lim)} is the maximum delay time difference between drivers over temperature, V_{CC}, and process.

PARAMETER MEASUREMENT INFORMATION

driver





Figure 2. Driver Voltage and Current Definitions



SLLS320C – DECEMBER 1998 – REVISED MARCH 2000


PARAMETER MEASUREMENT INFORMATION

driver (continued)



NOTE A: All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns . CL includes instrumentation and fixture capacitance within 0.06 mm of the D.U.T.





NOTE A: All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns . C_L includes instrumentation and fixture capacitance within 0.06 mm of the D.U.T. The measurement of V_{OC(PP)} is made on test equipment with a –3 dB bandwidth of at least 300 MHz.


Figure 4. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



SLLS320C - DECEMBER 1998 - REVISED MARCH 2000

PARAMETER MEASUREMENT INFORMATION

driver (continued)



NOTE A: All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns . C_1 includes instrumentation and fixture capacitance within 0.06 mm of the D.U.T.

Figure 5. Enable and Disable Time Circuit and Definitions



SLLS320C - DECEMBER 1998 - REVISED MARCH 2000

PARAMETER MEASUREMENT INFORMATION

receiver




Figure 6. Receiver Voltage Definitions


APPLIED VOLTAGES (V)		RESULTING DIFFERENTIAL INPUT VOLTAGE (mV)	RESULTING COMMON- MODE INPUT VOLTAGE (V)
VIA	VIB	V _{ID}	VIC
1.215	1.185	30	1.2
1.185	1.215	-30	1.2
2.4	2.37	30	2.385
2.37	2.4	-30	2.385
0.03	0	30	0.015
0	0.03	-30	0.015
1.5	0.9	600	1.2
0.9	1.5	-600	1.2
2.4	1.8	600	2.1
1.8	2.4	-600	2.1
0.6	0	600	0.3
0	0.6	-600	0.3

Table 1. Receiver Minimum and Maximum Input Threshold Test Voltages



SLLS320C - DECEMBER 1998 - REVISED MARCH 2000

PARAMETER MEASUREMENT INFORMATION



NOTE A: All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns. CL includes instrumentation and fixture capacitance within 0.06 m of the D.U.T.


Figure 7. Timing Test Circuit and Waveforms



SLLS320C - DECEMBER 1998 - REVISED MARCH 2000

PARAMETER MEASUREMENT INFORMATION

receiver (continued)



NOTE A: All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 5000 ± 10 ns. C_L includes instrumentation and fixture capacitance within 0.06 m of the D.U.T.





Figure 8. Enable/Disable Time Test Circuit and Waveforms




SLLS320C - DECEMBER 1998 - REVISED MARCH 2000



TYPICAL CHARACTERISTICS



SLLS320C - DECEMBER 1998 - REVISED MARCH 2000



TYPICAL CHARACTERISTICS



SLLS320C - DECEMBER 1998 - REVISED MARCH 2000

APPLICATION INFORMATION

The devices are generally used as building blocks for high-speed point-to-point data transmission. Ground differences are less than 1 V with a low common–mode output and balanced interface for very low noise emissions. Devices can interoperate with RS-422, PECL, and IEEE-P1596. Drivers/Receivers maintain ECL speeds without the power and dual supply requirements.




Figure 17. Data Transmission Distance Versus Rate



SLLS320C - DECEMBER 1998 - REVISED MARCH 2000

APPLICATION INFORMATION

fail safe

One of the most common problems with differential signaling applications is how the system responds when no differential voltage is present on the signal pair. The LVDS receiver is like most differential line receivers, in that its output logic state can be indeterminate when the differential input voltage is between –100 mV and 100 mV and within its recommended input common-mode voltage range. TI's LVDS receiver is different in how it handles the open-input circuit situation, however.

Open-circuit means that there is little or no input current to the receiver from the data line itself. This could be when the driver is in a high-impedance state or the cable is disconnected. When this occurs, the LVDS receiver will pull each line of the signal pair to near V_{CC} through 300-k Ω resistors as shown in Figure 11. The fail-safe feature uses an AND gate with input voltage thresholds at about 2.3 V to detect this condition and force the output to a high-level regardless of the differential input voltage.






Figure 18. Open-Circuit Fail Safe of the LVDS Receiver

It is only under these conditions that the output of the receiver will be valid with less than a 100-mV differential input voltage magnitude. The presence of the termination resistor, Rt, does not affect the fail-safe function as long as it is connected as shown in the figure. Other termination circuits may allow a dc current to ground that could defeat the pull-up currents from the receiver and the fail-safe feature.



SLLS320C - DECEMBER 1998 - REVISED MARCH 2000





Multipoint Bus Applications

Note A: Keep drivers and receivers as close to the LVDS bus side connector as possible.

Figure 19. Bidirectional Half-Duplex and Multipoint Bus Applications




SLLS320C - DECEMBER 1998 - REVISED MARCH 2000

MECHANICAL DATA

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).


D. Falls within JEDEC MS-012



SLLS320C - DECEMBER 1998 - REVISED MARCH 2000

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

DGK (R-PDSO-G8)

- B. This drawing is subject to change without notice.C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated