
SDZS001A - D3136, AUGUST 1988 - REVISED DECEMBER 1988

- 10KH Compatible
- ECL and TTL Control Inputs
- P-N-P Inputs Reduce DC Loading
- Flow-Through Architectures Optimizes PCB Layout
- Center Pin VCC, VEE and GND Configurations Minimize High-Speed Switching Noise
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015
- Package Options Include "Small Outline" Packages and Standard Plastic 300-mil DIPs

#### description

These octal TTL-to-ECL translators are designed to provide efficient translation between a TTL signal environment and a 10KH ECL signal environment. The designer has a choice of inverting ('5542) or true ('5543) outputs. Two pins,  $\overline{OE1}$  and  $\overline{OE2}$ , are provided for output enable control. These control inputs are negative ANDed together, with  $\overline{OE1}$  being ECL compatible and  $\overline{OE2}$  being TTL compatible. This offers the choice of controlling the outputs of the device from either a TTL or ECL signal environment. The outputs, when disabled, go to a normal ECL logic low level.

The SN10KHT5542 and SN10KHT5543 are characterized for operation from 0°C to 75°C.



## logic symbols<sup>†</sup>

<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Y1 1 4 A1 Y2 2 2 3 A2 Y3 3 22 A3 Y4 4 21 A4 GND 5 20 OE2 (TTL) GND 6 19 VCC GND 7 18 VEE GND 8 17 OE1 (ECL) Y5 9 16 A5 Y6 10 15 A6 Y7 11 14 A7	DW		IT PAC VIEW	 GE	
	Y2 Y3 Y4 GND GND GND GND Y5 Y6	1 2 3 4 5 6 7 8	24 23 22 21 20 19 18 17 16 15	A2 A3 A4 OE2 VCC VEE OE1 A5 A6	

#### FUNCTION TABLE


OUTPUT CONTROL		DATA INPUT	τυο	PUT	
OE1	OE2	Α	'5542 '5543		
н	X	Х	L	L	
×	н	X	L	L	
L	L	L	н	L	
L	L	н	L	н	



Copyright © 1988, Texas Instruments Incorporated

SDZS001A - D3136, AUGUST 1988 - REVISED DECEMBER 1988

## logic diagrams (positive logic)



absolute maximum ratings over operating ambient temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, VCC	-0.5 V to 7 V
Supply voltage range, VEE	8 V to 0 V
Input voltage range (TTL) (See Note 1)	-1.2 V to 7 V
Input voltage range (ECL)	VEE to 0 V
Input current range (TTL)	30 mA to 5 mA
Operating ambient temperature range	. 0°C to 75°C
Storage temperature range	65°C to 150°C

<sup>†</sup>Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

## recommended operating conditions (see Note 2)

			MIN	NOM	MAX	UNIT
Vcc	TTL supply voltage		4.5	5.0	5.5	V
VEE	ECL supply voltage		-4.94	-5.2 -	5.46	V
VIH	TTL high-level input voltage		2			V
		0°C	-1170	-	-840	
VIH	ECL high-level input voltage <sup>‡</sup>	25 °C	-1130	-	-810	mV
		75°C	- 1070		- 735	
VIL	TTL low-level input voltage				0.8	V
14		0°C	- 1950		1480	
VIL	ECL low-level input voltage <sup>‡</sup>	25 °C	- 1950	- '	1480	mV
		75°C	- 1950	-	1450	
<sup>I</sup> IK	TTL input clamp current				18	mA
TA	Operating ambient temperature (see Note 3)		0		75	°C

<sup>‡</sup> The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels and temperature only.

NOTES: 2. If unused,  $\overline{OE1}$  should be tied directly to -2 V.

3: Each 10KH series circuit has been designed to meet the dc specifications shown in the electrical characteristics table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board, and transverse air flow greater than 500 linear ft/min is maintained.



SDZS001A - D3136, AUGUST 1988 - REVISED DECEMBER 1988

#### electrical characteristics over recommended operating ambient temperature range (unless otherwise noted) (see Note 2)

	PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup> MAX	UNIT
VIK	A inputs and OE2	$V_{CC} = 4.5 V,$	$V_{EE} = -4.94 \text{ V}, \text{ ij} = -18 \text{ mA}$			-1.2	V
1	A inputs and OE2	$V_{CC} = 5.5 V,$	$V_{EE} = -5.46 \text{ V}, \text{ V}_{I} = 7 \text{ V}$			0.1	mA
	A inputs and OE2	$V_{CC} = 5.5 V,$	$V_{EE} = -5.46 \text{ V}, \text{ V}_{I} = 2.7 \text{ V}$			20	
1		$V_{CC} = 5.5 V,$	$V_{EE} = -5.46 \text{ V}, \text{ V}_{I} = -840 \text{ mV}$	0°C		350	μ_Α
ЧН		$V_{CC} = 5.5 V$ , $V_{EE} = -5.46 V$ , $V_{I} = -810$	$V_{EE} = -5.46 \text{ V}, \text{ V}_{I} = -810 \text{ mV}$	25 °C		350	
		$V_{CC} = 5.5 V,$	$V_{EE} = -5.46 \text{ V}, \text{ V}_{I} = -735 \text{ mV}$	75°C		350	350
	A inputs and OE2	$V_{CC} = 5.5 V,$	$V_{EE} = -5.46 \text{ V},  V_{I} = 0.5 \text{ V}$			- 500	
			V <sub>EE</sub> = -5.46 V, V <sub>I</sub> = -1950 mV	0°C	0.5		
μL	OE1 only	$V_{\rm CC} = 5.5 V,$		25°C	0.5		- #A
				75°C	0.5		
	• · · · · · · · · · · · · · · · · · · ·	$V_{CC} = 4.5 V$ , $V_{EE} = -5.2 V$ , $\pm 5\%$ , See Note 3	V <sub>EE</sub> = −5.2 V, ±5%, See Note 3	0°C	- 1020	- 840	
VOH <sup>‡</sup>	;			25°C	- 980	-810	mV
			75°C	-920	- 735		
				0°C	- 1950	- 1630	
VOL <sup>‡</sup>		$V_{CC} = 4.5 V,$	VEE = -5.2 V, ±5%, See Note 3	25 °C	- 1950	- 1630	mV
				75°C	- 1950	- 1600	
ІССН		$V_{CC} = 5.5 V$ ,	V <sub>EE</sub> = -5.46 V			15 22	mA
ICCL		$V_{CC} = 5.5 V,$	VEE = -5.46 V			17 25	mA
IEE		$V_{CC} = 5.5 V,$	$V_{EE} = -5.46 V$			-78 -111	mA
Ci		$V_{CC} = 5 V$ ,	$V_{EE} = -5.2 V$ , f = 10 MHz			5	pF

switching characteristics over recommended ranges of operating ambient temperature and supply voltage (unless otherwise noted) (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP <sup>†</sup>	MAX	UNIT
tplh	A A	×	0.1	1.7	3.7	
tPHL	Any A	T T	0.1	1.6	3.3	ns
tPLH	OE1 (ECL)	Y	0.8	2.8	5	ns
1PHL			0.4	2.3	4.5	
<sup>t</sup> PLH		Y	0.8	3	5.3	
<sup>t</sup> PHL		Y	0.6	2.5	4.7	ns
t <sub>r</sub>				1.5		
tr	-	Ť	0.1 1. 0.8 2. 0.4 2. 0.8 0.6 2. 1.	1.5		ns

<sup>†</sup> All typical values are at  $V_{CC} = 5 V$ ,  $V_{EE} = -5.2 V$ ,  $T_A = 25 °C$ . <sup>‡</sup> The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels and temperature only.

NOTES: 2. Each 10KH series circuit has been designed to meet the dc specifications shown in the electrical characteristics table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear ft/min is maintained.

3. Outputs are terminated through a 50- $\Omega$  resistor to -2 V.

4. Load circuit and switching waveforms are shown in Section 1.



SDZS001A - D3136, AUGUST 1988 - REVISED DECEMBER 1988

# electrical characteristics over recommended operating ambient temperature range (unless otherwise noted) (see Note 2)

	PARAMETER		TEST CONDITI	ONS		MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	A inputs and OE2	$V_{CC} = 4.5 V,$	$V_{EE} = -4.94 V,$	$l_{\rm I} = -18  \rm{mA}$				-1.2	V
1	A inputs and OE2	$V_{CC} = 5.5 V,$	$V_{EE} = -5.46 V_{,}$	V <sub>I</sub> = 7 V				0.1	mA
	A inputs and OE2	$\overline{OE2}$ V <sub>CC</sub> = 5.5 V, V <sub>EE</sub> = -5.46 V, V <sub>I</sub> = 2.7 V						20	
		$V_{\rm CC} = 5.5 V,$	$V_{EE} = -5.46 V_{,}$	$V_{I} = -840 \text{ mV}$	0°C			350	Aµ
ЧН	OE1 only	$V_{\rm CC} = 5.5 V_{,}$	$V_{EE} = -5.46 V$ ,	$V_{I} = -810 \text{ mV}$	25 °C			350	part -
		$V_{CC} = 5.5 V_{c}$	$V_{EE} = -5.46 V,$	V <sub>I</sub> = -735 mV	75°C			350	
	A inputs and OE2	$V_{CC} = 5.5 V_{c}$	5.5 V, $V_{EE} = -5.46$ V, $V_{I} = 0.5$ V					- 500	
			V <sub>EE</sub> = −5.46 V, V <sub>I</sub> = −1950 mV	0°C	0.5			μA	
μL	$\overline{OE1}$ only $V_{CC} = 5.5 V_{cc}$	$V_{CC} = 5.5 V,$		25°C	0.5			100	
				75°C	0.5				
					0°C	- 1020		- 840	
∨он‡		$V_{CC} = 4.5 V.$	$V_{EE} = -5.2 V, \pm$	5%, See Note 3	25 °C	- 980		-810	mV
••••					75°C	- 920		-735	
	· · · · · · · · · · · · · · · · · · ·				0°C	- 1950	-	- 1630	
VoL‡		$V_{CC} = 4.5 V,$	$V_{EE} = -5.2 V, \pm$	5%, See Note 3	25°C	- 1950	-	- 1630	mV
					75°C	- 1950	-	- 1600	
ІССН		$V_{CC} = 5.5 V,$	VEE = -5.46 V				17	25	mA
ICCL		$V_{CC} = 5.5 V_{,}$	$V_{EE} = -5.46 V$				15	22	mA
IEE		$V_{CC} = 5.5 V$ ,	$V_{EE} = -5.46 V$				- 7 <b>7</b>	-111	mA
Ci		$V_{CC} = 5 V$ .	$V_{EE} = -5.2 V_{,}$	f = 10 MHz	_		5		pF

switching characteristics over recommended ranges of operating ambient temperature and supply voltage (unless otherwise noted) (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYPT	MAX	UNIT
<sup>t</sup> PLH		V	0.1	1.5	3	-
tPHL	Any A	T	0.1	1.5	3.3	ns
<sup>t</sup> PLH		v	0.6	0.1 1.5 0.1 1.5	4.3	
<sup>t</sup> PHL	OE1 (ECL)	Ť	0.5	2.4	4.3	ns
tPLH		V	0.7	2.2	4.4	
tPHL	OE2 (TTL)	Y	0.5	2.6	4.7	ns
tr		~		1.5		
tr	1	Y		1.5		ns

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, V<sub>EE</sub> = -5.2 V, T<sub>A</sub> = 25 °C.

<sup>+</sup> The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels and temperature only.

NOTES: 2. Each 10KH series circuit has been designed to meet the dc specifications shown in the electrical characteristics table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear ft/min is maintained.

3. Outputs are terminated through a 50- $\Omega$  resistor to -2 V.

4. Load circuit and voltage waveforms are shown in Section 1.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated