


SCPS069A - JULY 2001 - REVISED APRIL 2003

- Low Standby-Current Consumption of 10 μA Maximum
- I²C to Parallel-Port Expander
- Open-Drain Interrupt Output
- Compatible With Most Microcontrollers
- Latched Outputs With High-Current Drive Capability for Directly Driving LEDs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II







NC - No internal connection

description/ordering information

This 8-bit I/O expander for the two-line bidirectional bus (I²C) is designed for 2.5-V to 6-V V_{CC} operation.

The PCF8574A provides general-purpose remote I/O expansion for most microcontroller families via the I²C interface [serial clock (SCL), serial data (SDA)].

The device features an 8-bit quasi-bidirectional input/output (I/O) port (P0–P7), including latched outputs with high-current drive capability for directly driving LEDs. Each quasi-bidirectional I/O can be used as an input or output without the use of a data-direction control signal. At power on, the I/Os are high. In this mode, only a current source to V_{CC} is active. An additional strong pullup to V_{CC} allows fast rising edges into heavily loaded outputs. This device turns on when an output is written high, and is switched off by the negative edge of SCL. The I/Os should be high before being used as inputs.

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RGY	Tape and reel	PCF8574ARGYR	PF574A
	PDIP – N	Tube	PCF8574AN	PCF8574AN
–40°C to 85°C	SOIC - DW	Tube	PCF8574ADW	PCF8574A
	SOIC - DW	Tape and reel	PCF8574ADWR	PCF0374A
	TSSOP – PW	Tape and reel	PCF8574APWR	PF574A

T Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




description/ordering information (continued)

The PCF8574A provides an open-drain output ($\overline{\text{INT}}$), which can be connected to the interrupt input of a microcontroller. An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time t_{iv} , the signal $\overline{\text{INT}}$ is valid. Resetting and reactivating the interrupt circuit is achieved when data on the port is changed to the original setting or data is read from or written to the port that generated the interrupt. Resetting occurs in the read mode at the acknowledge bit after the rising edge of the SCL signal or in the write mode at the acknowledge bit after the high-to-low transition of the SCL signal. Interrupts that occur during the acknowledge clock pulse can be lost (or be very short) due to the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and, after the next rising clock edge, is transmitted as $\overline{\text{INT}}$. Reading from or writing to another device does not affect the interrupt circuit.

By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I²C bus. Thus, the PCF8574A can remain a simple slave device.


logic diagram (positive logic)



Pin numbers shown are for the DW, N, and RGY packages.



simplified schematic diagram of each P-port input/output



I²C interface

I²C communication with this device is initiated by a master sending a start condition, a high-to-low transition on the serial data (SDA) input/output while the serial clock (SCL) input is high. After the start condition, the device address byte is sent, MSB first, including the data direction bit (R/\overline{W}) . This device does not respond to the general call address. After receiving the valid address byte, this device responds with an acknowledge, a low on the SDA input/output during the high of the acknowledge-related clock pulse. The address inputs (A0–A2) of the slave device must not be changed between the start and the stop conditions.

The data byte follows the address acknowledge. If the R/\overline{W} bit is high, the data from this device are the values read from the P port. If the R/\overline{W} bit is low, the data are from the master, to be output to the P port. The data byte is followed by an acknowledge sent from this device. If other data bytes are sent from the master, following the acknowledge, they are ignored by this device. Data are output only if complete bytes are received and acknowledged. The output data will be valid at time t_{pv} after the low-to-high transition of SCL, during the clock cycle for the acknowledge.

A stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master.

INTERFACE DEFINITION TABLE

DVTE	BIT							
BYTE	7 (MSB)	6	5	4	3	2	1	0 (LSB)
I ² C slave address	L	Н	Н	Н	A2	A1	AO	R/W
I/O data bus	P7	P6	P5	P4	P3	P2	P1	P0



ADDRESS REFERENCE TABLE

INPUTS			120 0110 01 475 4000500
A2	A 1	Α0	I ² C-BUS SLAVE ADDRESS
L	L	L	56 (decimal), 38 (hexadecimal)
L	L	Н	57 (decimal), 39 (hexadecimal)
L	Н	L	58 (decimal), 3A (hexadecimal)
L	Н	Н	59 (decimal), 3B (hexadecimal)
Н	L	L	60 (decimal), 3C (hexadecimal)
Н	L	Н	61 (decimal), 3D (hexadecimal)
Н	Н	L	62 (decimal), 3E (hexadecimal)
Н	Н	Н	63 (decimal), 3F (hexadecimal)

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	
Output voltage range, V_{O} (see Note 1)	
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I_{OK} ($V_O < 0$)	
Input/Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	
Continuous output low current, I_{OL} ($V_O = 0$ to V_{CC})	50 mA
Continuous output high current, I _{OH} (V _O = 0 to V _{CC})	–4 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 2): DW package	57°C/W
(see Note 2): N package	67°C/W
(see Note 2): PW package	83°C/W
(see Note 3): RGY package	39°C/W
Storage temperature range, T _{stg}	-65° C to 150° C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51-7.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-5.

recommended operating conditions

		MIN	MAX	UNIT
Vcc	Supply voltage	2.5	6	V
VIH	High-level input voltage	$0.7 \times V_{CC}$	V _{CC} + 0.5	V
VIL	Low-level input voltage	-0.5	$0.3 \times V_{CC}$	V
ІОН	High-level output current		-25	mA
l _{OL}	Low-level output current		25	mA
TA	Operating free-air temperature	-40	85	°C



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	VCC	MIN	TYP [†]	MAX	UNIT
VIK	Input diode clamp voltage	I _I = -18 mA	2.5 V to 6 V	-1.2			V
VPOR	Power-on reset voltage‡	$V_I = V_{CC}$ or GND, $I_O = 0$	6 V		1.3	2.4	V
loн	P port	$V_O = GND$	2.5 V to 6 V	30		300	μΑ
IOHT	P-port transient pullup current	High during acknowledge V _{OH} = GND	2.5 V		-1		mA
	SDA	V _O = 0.4 V	2.5 V to 6 V	3			
lOL	P port	V _O = 1 V	5 V	10	25		mA
	INT	V _O = 0.4 V	2.5 V to 6 V	1.6			
	SCL, SDA		2.5 V to 6 V			±5	
l _l	INT	V _I = V _{CC} or GND				±5	μΑ
	A0, A1, A2					±5	
I _{IHL}	P port	$V_1 \ge V_{CC}$ or $V_1 \le GND$	2.5 V to 6 V			±400	μΑ
	Operating mode	$V_I = V_{CC}$ or GND, $I_O = 0$, $f_{SCL} = 100$ kHz	6.14		40	100	
ICC	Standby mode	$V_I = V_{CC}$ or GND, $I_O = 0$	6 V		2.5	10	μΑ
Ci	SCL	$V_I = V_{CC}$ or GND	2.5 V to 6 V		1.5	7	pF
0.	SDA	Was Was an CND	2.5 V to 6 V		3	7	
C _{io}	P port	V _{IO} = V _{CC} or GND			4	10	pF

I²C interface timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			MIN	MAX	UNIT
f _{scl}	I ² C clock frequency			100	kHz
t _{sch}	I ² C clock high time		4		μs
t _{scl}	I ² C clock low time		4.7		μs
t _{Sp}	I ² C spike time			100	ns
t _{sds}	I ² C serial-data setup time		250		ns
t _{sdh}	I ² C serial-data hold time		0	900	ns
t _{icr}	I ² C input rise time			1	μs
ticf	I ² C input fall time			0.3	μs
tocf	I ² C output fall time (10-pF to 400-pF bus)			300	ns
tbuf	I ² C bus free time between stop and start		4.7		μs
t _{sts}	I ² C start or repeated start condition setup		4.7		μs
t _{sth}	I ² C start or repeated start condition hold		4		μs
t _{Sps}	I ² C stop condition setup		4		μs
t _{vd}	Valid-data time	SCL low to SDA output valid		3.4	μs
C _b	I ² C bus capacitive load			400	pF

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ The power-on reset circuit resets the I²C-bus logic with V_{CC} < V_{POR} and sets all I/Os to logic high (with current source to V_{CC}).

PCF8574A REMOTE 8-BIT I/O EXPANDER FOR I²C BUS


SCPS069A - JULY 2001 - REVISED APRIL 2003

switching characteristics over recommended operating free-air temperature range, $C_L \leq 100~pF$ (unless otherwise noted) (see Figure 2)


	PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
tpv	Output data valid	SCL	P port		4	μs
t _{su}	Input data setup time	P port	SCL	0		μs
t _h	Input data hold time	P port	SCL	4		μs
tiv	Interrupt valid time	P port	ĪNT		4	μs
tir	Interrupt reset delay time	SCL	ĪNT		4	μs




PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT





BYTE	DESCRIPTION
1	I ² C address
2	P port data

Figure 1. I²C Interface Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION




Figure 2. Interrupt-Timing Waveforms

PARAMETER MEASUREMENT INFORMATION




Figure 3. Write-Mode Timing





Figure 4. Load Circuits

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.

1

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected ground leads.
- E. Package complies to JEDEC MO-241 variation BC.



DW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated