## CD74ACT175 QUADRUPLE D-TYPE FLIP-FLOP WITH CLEAR SCHS345 – APRIL 2003

<ul> <li>Inputs Are TTL-Voltage Compatible</li> <li>Contains Four Flip-Flops With Double-Rail</li> </ul>	E OR M PACKAGE (TOP VIEW)
Outputs	
Buffered Inputs	1Q 2 15 4Q
<ul> <li>Speed of Bipolar F, AS, and S, With</li> </ul>	1Q 🛛 3 14 🗍 4Q
Significantly Reduced Power Consumption	1D 🛛 4 13 🗋 4D
<ul> <li>Balanced Propagation Delays</li> </ul>	2D 5 12 3D
±24-mA Output Drive Current	2Q [] 6 11 [] 3Q
<ul> <li>Fanout to 15 F Devices</li> </ul>	
<ul> <li>SCR-Latchup-Resistant CMOS Process and Circuit Design</li> </ul>	GND 8 9 CLK

- Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015
- Applications Include:
  - Buffer/Storage Registers
  - Shift Registers
  - Pattern Generators

### description/ordering information

This positive-edge-triggered D-type flip-flop has a direct clear (CLR) input. The CD74ACT175 features complementary outputs from each flip-flop.

Information at the data (D) inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of CLK. When CLK is at either the high or low level, the D input has no effect at the output.

TA	PACKA	GEŤ	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – E	Tube	CD74ACT175E	CD74ACT175E
–55°C to 125°C	SOIC – M	Tube	CD74ACT175M	ACT175M
	30IC – M	Tape and reel	CD74ACT175M96	ACTIVI

### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### FUNCTION TABLE (each flip-flop)

			-17	
INPUTS			Ουτι	PUTS
CLR	CLK	D	Q	Q
L	Х	Х	L	Н
Н	Ŷ	н	н	L
Н	Ŷ	L	L	н
Н	L	Х	Q <sub>0</sub>	$\overline{Q}_0$



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated

SCHS345 – APRIL 2003

### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 6 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ V or $V_I > V_{CC}$ ) (see Note 1)	±20 mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 V or V <sub>O</sub> > V <sub>CC</sub> ) (see Note 1)	±50 mA
Continuous output current, $I_O (V_O > 0 V \text{ or } V_O < V_{CC})$	±50 mA
Continuous current through V <sub>CC</sub> or GND	±200 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): E package	67°C/W
M package	73°C/W
Storage temperature range, T <sub>stg</sub>	. −65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 3)

		T <sub>A</sub> = 2	25°C	–55°( 125		–40°C to 85°C		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
Vcc	Supply voltage	4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		2		V
VIL	Low-level input voltage		0.8		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	0	VCC	V
Vo	Output voltage	0	VCC	0	VCC	0	VCC	V
ЮН	High-level output current		-24		-24		-24	mA
IOL	Low-level output current		24		24		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		10		10		10	ns/V

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCHS345 - APRIL 2003

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST COM	TEST CONDITIONS		T <sub>A</sub> = 25°C		–55°C to 125°C		-40°C to 85°C		UNIT	
			Vcc	MIN M		MIN	MAX	MIN	MAX	1	
		I <sub>OH</sub> = -50 μA	4.5 V	4.4		4.4		4.4			
Ver	$V_{1} = V_{11} \cdot or V_{11}$	I <sub>OH</sub> = -24 mA	4.5 V	3.94		3.7		3.8		V	
VOH	$V_{I} = V_{IH} \text{ or } V_{IL}$	I <sub>OH</sub> = -50 mA†	5.5 V			3.85				v	
		I <sub>OH</sub> = -75 mA†	5.5 V					3.85			
		IOL = 50 μA	4.5 V		0.1		0.1		0.1	0.1 0.44 V	
No.		I <sub>OL</sub> = 24 mA	4.5 V		0.36		0.5		0.44		
VOL	$V_{I} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V				1.65			v	
		$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V						1.65		
lj	$V_I = V_{CC} \text{ or } GND$		5.5 V		±0.1		±1		±1	μA	
Icc	$V_I = V_{CC}$ or GND,	IO = 0	5.5 V		8		160		80	μA	
$\Delta I_{CC}^{\ddagger}$	$V_I = V_{CC} - 2.1 V$		4.5 V to 5.5 V		2.4		3		2.8	mA	
Ci					10		10		10	pF	

<sup>†</sup> Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C.

<sup>‡</sup>Additional quiescent supply current per input pin, TTL inputs high, 1 unit load

#### ACT INPUT LOAD TABLE

INPUT	UNIT LOAD
Data	0.58
CLR	0.67
CLK	0.92

Unit Load is  $\Delta I_{CC}$  limit specified in electrical characteristics table (e.g., 2.4 mA at 25°C).

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted)

			-55° 125		–40°C to 85°C		UNIT
			MIN	MAX	MIN	MAX	
fclock	Clock frequency			114		114	MHz
+	Pulse duration	CLR low	4		3.5		
t <sub>w</sub>	Fuse duration	CLK high or low	5		4.4		ns
t <sub>su</sub>	Setup time before CLK <sup>↑</sup>	Data	2		2		ns
t <sub>h</sub>	Hold time, data after $CLK\uparrow$		2		2		ns
t <sub>rec</sub>	Recovery time, before $CLK\uparrow$	CLR↑	1		1		ns



SCHS345 - APRIL 2003

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)		–55°C to –40°C to 125°C 85°C		то			UNIT
			MIN	MAX	MIN	MAX		
fmax			114		114		MHz	
<sup>t</sup> PLH	CLK	Any 0	2.9	11.5	3	10.5		
<sup>t</sup> PHL	CEK	Any Q	2.9	11.5	3	10.5	ns	
<sup>t</sup> PLH		Any Q	3.3	13	3.3	11.8		
<sup>t</sup> PHL	CER	Any Q	3.3	13	3.3	11.8	ns	

## operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = $25^{\circ}$ C

	PARAMETER	TYP	UNIT
Cpd	Power dissipation capacitance	55	pF



SCHS345 - APRIL 2003



## PARAMETER MEASUREMENT INFORMATION

- - D. For clock inputs, fmax is measured with the input duty cycle at 50%.
  - E. The outputs are measured one at a time with one input transition per measurement.
  - F. tpLH and tpHL are the same as tpd.
  - G. tp7I and tpZH are the same as ten.
  - H. tpLz and tpHz are the same as tdis.
  - I. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms




MPDI002C - JANUARY 1995 - REVISED DECEMBER 20002

## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

/д.

B. This drawing is subject to change without notice.

/C Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.




# **MECHANICAL DATA**

MSOI002B - JANUARY 1995 - REVISED SEPTEMBER 2001

#### PLASTIC SMALL-OUTLINE PACKAGE

## D (R-PDSO-G\*\*) 8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated