SBOS269A – MARCH 2003 – REVISED JUNE 2003

MULTI-CHANNEL LCD GAMMA CORRECTION BUFFER

FEATURES

- **Gamma Correction Channels: 6, 4**
- **Integrated V_{COM} Buffer**
- **Excellent Output Current Drive:**
  - **Gamma Channels: > 10mA**
  - **V_{COM}: > 100mA typ**
- **Large Capacitive Load Drive Capability**
- **Rail-to-Rail Output**
- **PowerPAD Package: BUF07703**
- **Low-Power/Channel: < 250μA**
- **Wide Supply Range: 4.5V to 16V**
- **Specified for 0°C to 85°C**
- **High ESD Rating: 4kV HBM, 1.5kV CDM**

APPLICATIONS

- **LCD Flat Panel Displays**
- **LCD Television Displays**

MODEL	GAMMA CHANNELS	VCOM CHANNELS
BUF07703	6	1
BUF06703	6	0
BUF05703	4	1

RELATED PRODUCTS

MODEL	GAMMA CHANNELS	VCOM CHANNELS
BUF11702	10	1
BUF04701	4	—
TLV2374	4	—

DESCRIPTION

The BUFxx703 are a series of multi-channel buffers targeted towards gamma correction in high-resolution liquid crystal display (LCD) panels. The number of gamma correction channels required depends on a variety of factors and differs greatly from design to design. Therefore, various channel options are offered. For additional space and cost savings, a V_{COM} channel with higher current drive capability is integrated in the BUF07703 and BUF05703.

A flow through pin out has been adopted to allow simple PCB routing and maintain the cost effectiveness of this solution. All inputs and outputs of the BUFxx703 incorporate internal ESD protection circuits that prevent functional failures at voltages up to 4kV HBM and 1.5kV CDM.

The various buffers within the BUFxx703 are carefully matched to the voltage I/O requirements for the gamma correction application. Each buffer is capable of driving heavy capacitive loads and offers fast load current switching. The V_{COM} channel has increased output drive of > 100mA and can handle even larger capacitive loads.

The BUF07703 is available in the HTSSOP PowerPAD™ package for dramatically increased power dissipation capability. The BUF06703 and BUF05703 are available in standard TSSOP-16 and TSSOP-14 packages.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

PARAMETERS	BUFXX703	UNIT
Supply, V_{DD}(2)	16.5	V
Input Voltage Range, V_I	V_{DD}	V
Continuous Total Power Dissipation	See Dissipation Rating Table	
Operating Free–Air Temperature Range, T_A	0 to +85	°C
Maximum Junction Temperature, T_J	150	°C
Storage Temperature Range, T_{STG}	–65 to 150	°C
Lead Temperature 1.6mm (1/16 inch) from Case for 10s	260	°C

(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to GND.

ORDERING INFORMATION

PRODUCT	PACKAGE–LEAD	PACKAGE DESIGNATOR(1)	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
BUF07703	HTSSOP–20	PWP	0°C to +85°C	BUF07703PWP	Tube, 70
				BUF07703PWPR	Reels, 2000
BUF06703	TSSOP–16	PW	0°C to +85°C	BUF06703PW	Tube, 90
				BUF06703PWR	Reels, 2000
BUF05703	TSSOP–14	PW	0°C to +85°C	BUF05703PW	Tube. 90
				BUF05703PWR	Reels, 2000

(1) For the most current specification and package information, refer to our web site at www.ti.com.

DISSIPATION RATING TABLE

PACKAGE TYPE	PACKAGE DESIGNATOR	θ_{JC} (C/W)	θ_{JA} (C/W)	$T_A \le 25°C$ POWER RATING
TSSOP–20 PowerPAD	PWP (20)	1.40(1)	32.63(1)	3.83W(1)
TSSOP–16	PW (16)	—	108	1.15W
TSSOP–14	PW (14)	—	112	1.11W

(1) Thermal specifications assume 2oz trace and copper pad with solder.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Supply Voltage, V_{DD}		4.5		16	V
Operating Free-Air Temperature, T_A		0		+85	°C
Junction Temperature	TSSOP-20 PowerPAD			+125	°C
	TSSOP-16, 14			+150	°C

EQUIVALENT SCHEMATICS OF INPUTS AND OUTPUTS



ELECTRICAL CHARACTERISTICS

over operating free-air temperature range, V_{DD} = 4.5V to 16V, T_A = 25°C, unless otherwise noted.

PARAMETER			TEST CONDITIONS	T_A†	MIN	TYP	MAX	UNIT
V_{IO}	Input offset voltage		$V_I = V_{DD}/2$, R_S = 50 Ω	25°C		1.5	12	mV
				Full Range(1)			15	
I_{IB}	Input bias current		$V_I = V_{DD}/2$	25°C		1		pA
				Full Range(1)		200		
k_{SVR}	Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)		V_{DD} = 4.5V to 16V	25°C	62	80		dB
				Full Range(1)	60			
	Buffer gain		V_I = 5V	25°C		0.9995		V/V
BW_3dB	3dB Bandwidth	Gamma Buffers V_{COM} Buffer	C_L = 100pF, R_L = 2kΩ	25°C		0.8 0.7		MHz
SR	Slew Rate	Gamma Buffers V_{COM} Buffer	C_L = 100pF, R_L = 2kΩ V_{IN} = 2V to 8V	25°C		1 0.7		V/µs
	Transient Load Regulation		I_O = 0 to ±5mA V_O = 5V C_L = 100pF t_T = 0.1µs	25°C		900		mV
	Transient Load Response		See Figure 2	25°C		160		mV
t_S (I–sink)	Settling Time–Current		I_O = 0 to –5mA V_O = 5V C_L = 100pF R_L = 2kΩ	Full Range(1)		1		µs
t_S (I–src)	Settling Time–Current		I_O = 0 to +5mA V_O = 5V C_L = 100pF R_L = 2kΩ	Full Range(1)		2		µs
t_S	Settling Time–Voltage	Gamma Buffers	V_I = 4.5V to 5.5V 0.1% V_I = 5.5V to 4.5V 0.1%	25°C		6 4.6		µs
		V_{COM} Buffer	V_I = 4.5V to 5.5V 0.1% V_I = 5.5V to 4.5V 0.1%			5.8 5.6		µs
V_n	Noise Voltage	Gamma Buffers V_{COM} Buffer	V_I = 5V f = 1kHz	25°C		45 40		nv/√Hz
	Crosstalk		V_{IP-P} = 6V, f = 1kHz	25°C		85		dB

(1) Full Range is 0°C to +85°C.

ELECTRICAL CHARACTERISTICS: BUF07703

over operating free-air temperature range, V_{DD} = 4.5V to 16V, T_A = 25°C, unless otherwise noted.

PARAMETER			TEST CONDITIONS	T_A(1)	MIN	TYP	MAX	UNIT
I_{DD}	Supply Current	ALL	$V_O = V_{DD}/2$, $V_I = V_{DD}/2$ V_{DD} = 10V	25°C		1.7	2	mA
				Full Range			3	mA
Common Mode Input Range		Buffers 1–3		25°C	1		V_{DD}	V
		Buffers 4–6			0		V_{DD}–1	
		V_{COM} Buffer			1		V_{DD}	
Load regulation		V_{COM} buffer sinking	V_{DD} = 10V, I_O = 1mA to 30mA	25°C		1	1.2	mV/mA
				Full Range			2.5	
		V_{COM} buffer sourcing	V_{DD} = 10V, I_O = –1mA to –30mA	25°C		1	1.2	
				Full Range			2.5	
		Buffers 1–6 sinking	V_{DD} = 10V, I_O = 1mA to 10mA	25°C		0.85	1	
				Full Range			1.5	
		Buffers 1–6 sourcing	V_{DD} = 10V, I_O = –1mA to –10mA	25°C		0.85	1	
				Full Range			1.5	
V_{OSH1}	High-level saturated output voltage	Buffer 1	V_{DD} = 16V, I_O = –5mA, V_I = 16V	25°C	15.85	15.9		V
				Full range	15.8			
V_{OSL6}	Low-level saturated output voltage	Buffer 6	V_{DD} = 16V, I_O = 5mA, V_I = 0V	25°C		0.1	0.15	V
				Full range			0.2	
V_{OH1}	High-level output voltage	Buffer 1	V_{DD} = 10V, I_O = –10mA, V_I = 9.8V	25°C	9.75	9.8		V
				Full range	9.7			
$V_{OH2/3}$		Buffer 2/3	V_{DD} = 10V, I_O = –10mA, V_I = 9.5V	25°C	9.45	9.5		V
				Full range	9.4			
$V_{OH4/5}$		Buffer 4/5	V_{DD} = 10V, I_O = –10mA, V_I = 8V	25°C	7.95	8		V
				Full range	7.9			
V_{OH6}		Buffer 6	V_{DD} = 10V, I_O = –10mA, V_I = 8V	25°C	7.95	8		V
				Full range	7.9			
V_{OHCOM}		V_{COM} Buffer	V_{DD} = 10 V, I_O = –30mA, V_I = 8V	25°C	7.95	8		V
				Full range	7.9			
V_{OL1}	Low-level output voltage	Buffer 1	V_{DD} = 10V, I_O = 10mA, V_I = 2 V	25°C		2	2.05	V
				Full range			2.1	
$V_{OL2/3}$		Buffer 2/3	V_{DD} = 10V, I_O = 10mA, V_I = 2 V	25°C		2	2.05	V
				Full range			2.1	
$V_{OL4/5}$		Buffer 4/5	V_{DD} = 10V, I_O = 10mA, V_I = 0.5 V	25°C		0.5	0.55	V
				Full range			0.6	
V_{OL6}		Buffer 6	V_{DD} = 10V, I_O = 10mA, V_I = 0.2 V	25°C		0.2	0.25	V
				Full range			0.3	
V_{OLCOM}		V_{COM} Buffer	V_{DD} = 10V, I_O = 30mA, V_I = 2V	25°C		2	2.05	V
				Full range			2.1	

(1) Full Range is 0°C to +85°C.

ELECTRICAL CHARACTERISTICS: BUF06703

over operating free-air temperature range, V_{DD} = 4.5V to 16V, T_A = 25°C, unless otherwise noted.

PARAMETER			TEST CONDITIONS	T_A(1)	MIN	TYP	MAX	UNIT
I_{DD}	Supply Current	ALL	$V_O = V_{DD}/2$, $V_I = V_{DD}/2$, V_{DD} = 10V	25°C		1.7	2	mA
				Full Range			3	mA
Common Mode Input Range		Buffers 1–3		25°C	1		V_{DD}	V
		Buffers 4–6			0		V_{DD}–1	
	Load regulation	Buffers 1–6 sinking	V_{DD} = 10V, I_O = 1mA to 10mA	25°C		0.85	1	mV/mA
				Full Range			1.5	
		Buffers 1–6 sourcing	V_{DD} = 10V, I_O = –1mA to –10mA	25°C		0.85	1	
				Full Range			1.5	
V_{OSH1}	High-level saturated output voltage	Buffer 1	V_{DD} = 16V, I_O = –5mA, V_I = 16V	25°C	15.85	15.9		V
				Full range	15.8			
V_{OSL6}	Low-level saturated output voltage	Buffer 6	V_{DD} = 16V, I_O = 5mA, V_I = 0V	25°C		0.1	0.15	V
				Full range			0.2	
V_{OH1}	High-level output voltage	Buffer 1	V_{DD} = 10V, I_O = –10mA, V_I = 9.8V	25°C	9.75	9.8		V
				Full range	9.7			
$V_{OH2/3}$		Buffer 2/3	V_{DD} = 10V, I_O = –10mA, V_I = 9.5V	25°C	9.45	9.5		V
				Full range	9.4			
$V_{OH4/5}$		Buffer 4/5	V_{DD} = 10V, I_O = –10mA, V_I = 8V	25°C	7.95	8		V
				Full range	7.9			
V_{OH6}		Buffer 6	V_{DD} = 10V, I_O = –10mA, V_I = 8V	25°C	7.95	8		V
				Full range	7.9			
V_{OL1}	Low-level output voltage	Buffer 1	V_{DD} = 10V, I_O = 10mA, V_I = 2 V	25°C		2	2.05	V
				Full range			2.1	
$V_{OL2/3}$		Buffer 2/3	V_{DD} = 10V, I_O = 10mA, V_I = 2 V	25°C		2	2.05	V
				Full range			2.1	
$V_{OL4/5}$		Buffer 4/5	V_{DD} = 10V, I_O = 10mA, V_I = 0.5 V	25°C		0.5	0.55	V
				Full range			0.6	
V_{OL6}		Buffer 6	V_{DD} = 10V, I_O = 10mA, V_I = 0.2 V	25°C		0.2	0.25	V
				Full range			0.3	

(1) Full Range is 0°C to +85°C.

ELECTRICAL CHARACTERISTICS: BUF05703

over operating free-air temperature range, V_{DD} = 4.5V to 16V, T_A = 25°C, unless otherwise noted.

PARAMETER			TEST CONDITIONS	T_A(1)	MIN	TYP	MAX	UNIT
I_{DD}	Supply Current	ALL	$V_O = V_{DD}/2$, $V_I = V_{DD}/2$, V_{DD} = 10V	25°C		1.7	2	mA
				Full Range			3	mA
Common Mode Input Range		Buffers 1–2		25°C	1		V_{DD}	V
		Buffers 3–4			0		V_{DD}–1	
		V_{COM} Buffer			1		V_{DD}	
Load regulation		V_{COM} buffer sinking	V_{DD} = 10V, I_O = 1mA to 30mA	25°C		1	1.2	mV/mA
				Full Range			2.5	
		V_{COM} buffer sourcing	V_{DD} = 10V, I_O = –1mA to –30mA	25°C		1	1.2	
				Full Range			2.5	
		Buffers 1–4 sinking	V_{DD} = 10V, I_O = 1mA to 10mA	25°C		0.85	1	
				Full Range			1.5	
		Buffers 1–4 sourcing	V_{DD} = 10V, I_O = –1mA to –10mA	25°C		0.85	1	
				Full Range			1.5	
V_{OSH1}	High-level saturated output voltage	Buffer 1	V_{DD} = 16V, V_I = 0V, I_O = –5mA,	25°C	15.85	15.9		V
				Full range	15.8			
V_{OSL4}	Low-level saturated output voltage	Buffer 4	V_{DD} = 16V, V_I = 16V, I_O = 5mA,	25°C		0.1	0.15	V
				Full range			0.2	
V_{OH1}	High-level output voltage	Buffer 1	V_{DD} = 10V, V_I = 9.8V, I_O = –10mA,	25°C	9.75	9.8		V
				Full range	9.7			
V_{OH2}		Buffer 2	V_{DD} = 10V, V_I = 9.5V, I_O = –10mA,	25°C	9.45	9.5		V
				Full range	9.4			
V_{OH3}		Buffer 3	V_{DD} = 10V, V_I = 8V, I_O = –10mA,	25°C	7.95	8		V
				Full range	7.9			
V_{OH4}		Buffer 4	V_{DD} = 10V, V_I = 8V, I_O = –10mA,	25°C	7.95	8		V
				Full range	7.9			
V_{OHCOM}		V_{COM} Buffer	V_{DD} = 10 V, V_I = 8V, I_O = –30mA,	25°C	7.95	8		V
				Full range	7.9			
V_{OL1}	Low-level output voltage	Buffer 1	V_{DD} = 10V, V_I = 2 V, I_O = 10mA,	25°C		2	2.05	V
				Full range			2.1	
V_{OL2}		Buffer 2	V_{DD} = 10V, V_I = 2 V, I_O = 10mA,	25°C		2	2.05	V
				Full range			2.1	
V_{OL3}		Buffer 3	V_{DD} = 10V, V_I = 0.5 V, I_O = 10mA,	25°C		0.5	0.55	V
				Full range			0.6	
V_{OL4}		Buffer 4	V_{DD} = 10V, V_I = 0.2 V, I_O = 10mA,	25°C		0.2	0.25	V
				Full range			0.3	
V_{OLCOM}		V_{COM} Buffer	V_{DD} = 10V, V_I = 2V, I_O = 30mA,	25°C		2	2.05	V
				Full range			2.1	

(1) Full Range is 0°C to +85°C.

BUF07703 Pin Configuration and Landing Pattern



BUF06703 Pin Configuration



BUF05703 Pin Configuration



PARAMETER MEASUREMENT INFORMATION



Figure 1. Bandwidth and Phase Shift Test Circuit



Test		V_1	V_{TL}	t_T	C_S	R_S	C_L	R_L
Source	Gamma Channels	0 V	2 V	0.1 µs	100 pF	100 Ω	100 pF	1 kΩ
Sink	Gamma Channels	10 V	2 V	0.1 µs	100 pF	100 Ω	100 pF	1 kΩ

Figure 2. Transient Load Response Test Circuit



Figure 3. Transient Load Regulation Test Circuit

TYPICAL CHARACTERISTICS

DC CURVES

V_{DD} = 10V, unless otherwise noted.

INPUT OFFSET VOLTAGE vs INPUT VOLTAGE



Figure 4

INPUT OFFSET VOLTAGE vs INPUT VOLTAGE



Figure 5

INPUT OFFSET VOLTAGE vs INPUT VOLTAGE



Figure 6

INPUT BIAS CURRENT vs FREE-AIR TEMPERATURE



Figure 7

HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT



Figure 8

HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT



Figure 9

HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT



Figure 10

HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT



Figure 11

HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT



Figure 12

TYPICAL CHARACTERISTICS

DC CURVES (continued)

V_{DD} = 10V, unless otherwise noted.

LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT



Figure 13

LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT



Figure 14

LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT



Figure 15

LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT



Figure 16

LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT



Figure 17

SUPPLY CURRENT vs SUPPLY VOLTAGE



Figure 18

SUPPLY CURRENT vs FREE-AIR TEMPERATURE



Figure 19

TYPICAL CHARACTERISTICS

AC CURVES

V_{DD} = 10V, unless otherwise noted.

–3 dB BANDWIDTH vs SUPPLY VOLTAGE



Figure 20

–3 dB BANDWIDTH vs FREE-AIR TEMPERATURE



Figure 21

POWER SUPPLY REJECTION RATIO vs FREQUENCY



Figure 22

TYPICAL CHARACTERISTICS

TRANSIENT CURVES

SUPPLY VOLTAGE, OUTPUT VOLTAGE AND SUPPLY CURRENT



Figure 23

LARGE SIGNAL VOLTAGE FOLLOWER



Figure 24

LARGE SIGNAL VOLTAGE FOLLOWER



Figure 25

LARGE SIGNAL VOLTAGE FOLLOWER



Figure 26

TYPICAL CHARACTERISTICS

TRANSIENT CURVES (continued)

SMALL SIGNAL VOLTAGE FOLLOWER



Figure 27

SMALL SIGNAL PULSE RESPONSE



Figure 28

SMALL SIGNAL VOLTAGE FOLLOWER



Figure 29

TRANSIENT LOAD RESPONSE – SOURCING



Figure 30

TYPICAL CHARACTERISTICS

TRANSIENT CURVES (continued)

TRANSIENT LOAD RESPONSE – SINKING



Figure 31

TRANSIENT LOAD REGULATION – SINKING



Figure 32

TRANSIENT LOAD REGULATION – SOURCING



Figure 33

TRANSIENT LOAD REGULATION – V_{COM} BUFFER



Figure 34

APPLICATION INFORMATION

The requirements on the number of gamma correction channels vary greatly from panel to panel. Therefore, the BUFxx703 series of gamma correction buffers offers different channel combinations. The V_{COM} channel can be used to drive the V_{COM} node on the LCD panel.

Gamma correction voltages are often generated using a simple resistor ladder, as shown in Figure 35. The BUFxx703 buffers the various nodes on the gamma correction resistor ladder. The low output impedance of the BUFxx703 forces the external gamma correction voltage on the respective reference node of the LCD source driver. Figure 35 shows an example of the BUFxx703 in a typical block diagram driving an LCD source driver with 6-channel gamma correction reference inputs.



Figure 35. LCD Source Driver Typical Block Diagram.

INPUT VOLTAGE RANGE GAMMA BUFFERS

Figure 36 shows a typical gamma correction curve with 10 gamma correction reference points (GMA1 through GMA10). As can be seen from this curve, the voltage requirements for each buffer varies greatly. The swing capability of the input stages of the various buffers in the BUFxx703 is carefully matched to the application. Using the example of the BUF07703 with six gamma correction channels, buffers 1 to 3 have input stages that include V_{DD}, but will only swing within 1V to GND. Buffers 1 through 5 have only a single NMOS input stage. Buffers 4 through 6 have only a single PMOS input stage. The input range of the PMOS input stage includes GND.



Figure 36. Gamma Correction Curve.

OUTPUT VOLTAGE SWING GAMMA BUFFERS

The output stages have been designed to match the characteristic of the input stage. Once again using the example of the BUF07703 means that the output stage of buffer 1 swings very close to V_{DD}, typically V_{CC} – 100mV at 5mA; its ability to swing to GND is limited. Buffers 2 and 3 have smaller output stages with slightly larger output resistances, as they will not have to swing as close to the positive rail as buffer 1. Buffers 4 through 6 swing closer to GND than V_{DD}. Buffer 6 is designed to swing very close to GND, typically GND + 100mV at a 5mA load current. See the typical characteristics for more details. This approach significantly reduces the silicon area and cost of the whole solution. However, due to this architecture, the correct buffer needs to be connected to the correct gamma correction voltage. Connect buffer 1 to the gamma voltage closest to V_{DD}, and buffers 2 and 3 to the sequential voltages. Buffer 6 should be connected to the gamma correction voltage closest to GND (or the negative rail), buffers 4 and 5 to the sequential higher voltages.

COMMON BUFFER (V_{COM})

The common buffer output of the BUF07703 and BUF05703 has a greater output drive capability than the gamma correction buffers, to meet the heavier current demands of driving the common node of the LCD panel. It was also designed to drive heavier capacitive loads and still remain stable, as shown in Figure 37.



Figure 37. Phase Shift vs Load Capacitance.

CAPACITIVE LOAD DRIVE

The BUFxx703 has been designed to be able to sink/source DC currents in excess of 10mA. Its output stage has been designed to deliver output current transients with little disturbance of the output voltage. However, there are times when very fast current pulses are required. Therefore, in LCD source-driver buffer applications, it is quite normal for capacitors to be placed at the outputs of the reference buffers. These are to improve the transient load regulation. These will typically vary from 100pF and more. The BUFxx703 gamma buffers were designed to drive capacitances in excess of 100pF and retain effective phase margins above 50°, as shown in Figure 38.



Figure 38. Phase Shift Between Output and Input vs Load Capacitance for the gamma buffers

APPLICATIONS WITH >10 GAMMA CHANNELS

When a greater number of gamma correction channels are required, two or more BUFxx703 devices can be used in parallel, as shown in Figure 39. This provides a cost-effective way of creating more reference voltages over the use of quad-channel op amps or buffers. The suggested configuration in Figure 39 simplifies layout. The various different channel versions provide a high degree of flexibility and also minimize total cost and space.



Figure 39. Creating > 10 Gamma Voltage Channels

Table 1. > 10 Channel Gamma Combinations

	BUF11702	BUF07703	BUF06703	BUF05703
12ch	—	—	2	—
12ch + V_{COM}	—	1	1	—
14ch + V_{COM}	1	—	—	1
16ch + V_{COM}	1	—	1	—
18ch + V_{COM}	2	—	—	—
20ch + V_{COM}	2	—	—	—

MULTIPLE V_{COM} CHANNELS

In some LCD panels, more than one V_{COM} driver is required for best panel performance. Figure 40 uses three BUF07703s to create a total of 18 gamma-correction and three V_{COM} channels. This solution saves considerable space and cost over the more conventional approach of using five or six quad-channel buffers or op amps.



Figure 40. 18-Channel Application with Five Integrated V_{COM} Channels

COMPLETE LCD SOLUTION FROM TI

Besides the BUFxx703 line of gamma correction buffers, TI offers a complete set of ICs for the LCD panel market: source and gate drivers, various power-supply solutions, as well audio power solutions. Figure 41 shows the Total IC solution from TI.

Audio Power Amplifier for TV Speakers

The TPA3002D2 is a 7W (per channel) stereo audio amplifier specifically targeted towards LCD monitors and TVs. It offers highly efficient, filter-free Class-D operation for driving bridged tied stereo speakers. The TPA3002D2 is designed to drive stereo speakers as low as 8Ω without an output filter. The high efficiency of the TPA3002D2 eliminates the need for external heatsinks when playing music. Stereo speaker volume is controlled with a DC voltage applied to the volume control terminal offering a range of gain from –40dB to +36dB. Line outputs, for driving external headphone amplifier inputs, are also DC voltage controlled with a range of gain from –56dB to +20dB. An integrated +5V regulated supply is provided for powering an external headphone amplifier. Texas Instruments offers a full line of linear and switch-mode audio power amplifiers. For excellent audio performance TI recommends the OPA364 or OPA353 as headphone drivers. For more information visit www.ti.com.

Integrated DC/DC Converter for LCD Panels: TPS65100

The TPS65100 offers a very compact and small power supply solution to provide all three power-supply voltages required by TFT (thin film transistor) LCD displays. Additionally the device has an integrated V_{COM} buffer. The auxiliary linear regulator controller can be used to generate the 3.3V logic power rail for systems powered by a 5V supply rail only. The main output can power the LCD source drivers as well as the BUFxx703. An integrated adjustable charge pump doubler/tripler provides the positive LCD gate drive voltage. An externally adjustable negative charge pump provides the negative gate drive voltage. The TPS65100 has an integrated V_{COM} buffer to power the LCD backplane. A version of the BUFxx703 without the integrated V_{COM} buffer could be used for minimum redundancy and lowest cost. For LCD panels powered by 5V only, the TPS65100 has a linear regulator controller that uses an external transistor to provide a regulated 3.3V output for the digital circuits. Contact the local sales office for more information.



Figure 41. TI LCD Solution

GENERAL POWERPAD DESIGN CONSIDERATIONS

The BUF07703 is available in the thermally enhanced PowerPAD family of packages. These packages are constructed using a downset leadframe upon which the die is mounted; see Figure 42(a) and (b). This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package; see Figure 42(c). Due to this thermal pad having direct thermal contact with the die, excellent thermal performance is achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat-dissipating device.

1. Prepare the PCB with a top-side etch pattern, (see Pin Configurations). There must be etching for the leads as well as etch for the thermal pad.
2. Place 18 holes in the area of the thermal pad. These holes must be 13 mils in diameter. Keep them small, so that solder wicking through the holes is not a problem during reflow.
3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the BUF07703 IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered, so that wicking is not a problem.
4. Connect all holes to the internal ground plane.
5. When connecting these holes to the ground plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the BUF07703 PowerPAD package must make their connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
6. The top-side solder mask must leave the terminals of the package and the thermal pad area with its five holes (dual) or nine holes (quad) exposed. The bottom-side solder mask must cover the five or nine holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.
7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
8. With these preparatory steps in place, the BUF07703 IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.

For a given θ_{JA}, the maximum power dissipation is calculated by the following formula:

$$P_D = \left(\frac{T_{MAX} - T_A}{\theta_{JA}} \right)$$

Where:
P_D = maximum power dissipation (W)
T_{MAX} = absolute maximum junction temperature (150°C)
T_A = free-ambient air temperature (°C)
$\theta_{JA} = \theta_{JC} + \theta_{CA}$
θ_{JC} = thermal coefficient from junction to case (°C/W)
θ_{CA} = thermal coefficient from case-to-ambient air (°C/W)

This lower thermal resistance enables the BUF07703 to deliver maximum output currents even at high ambient temperatures.



NOTE A: The thermal pad is electrically isolated from all terminals in the package.

Figure 42. Views of Thermally Enhanced DGN Package

MECHANICAL DATA

PWP (R-PDSO-G)** **PowerPAD™ PLASTIC SMALL-OUTLINE**

20 PINS SHOWN



DIM \ PINS **	14	16	20	24	28
A MAX	5,10	5,10	6,60	7,90	9,80
A MIN	4,90	4,90	6,40	7,70	9,60

4073225/F 10/98

NOTES:A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusions.
D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.

MECHANICAL DATA (CONTINUED)

PW (R-PDSO-G)** **PLASTIC SMALL-OUTLINE PACKAGE**

14 PINS SHOWN



DIM \ PINS **	8	14	16	20	24	28
A MAX	3,10	5,10	5,10	6,60	7,90	9,80
A MIN	2,90	4,90	4,90	6,40	7,70	9,60

4040064/F 01/97

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153

PACKAGING INFORMATION

ORDERABLE DEVICE	STATUS(1)	PACKAGE TYPE	PACKAGE DRAWING	PINS	PACKAGE QTY
BUF05703PW	ACTIVE	TSSOP	PW	14	90
BUF05703PWR	ACTIVE	TSSOP	PW	14	2000
BUF06703PW	ACTIVE	TSSOP	PW	16	90
BUF06703PWR	ACTIVE	TSSOP	PW	16	2000
BUF07703PWP	ACTIVE	HTSSOP	PWP	20	70
BUF07703PWPR	ACTIVE	HTSSOP	PWP	20	2000

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

PWP (R–PDSO–G**) PowerPAD™ PLASTIC SMALL–OUTLINE PACKAGE

20 PIN SHOWN



DIM \ PINS **	14	16	20	24	28
A MAX	5,10	5,10	6,60	7,90	9,80
A MIN	4,90	4,90	6,40	7,70	9,60

4073225/G 08/03

NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusions.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
E. Falls within JEDEC MO–153

PowerPAD is a trademark of Texas Instruments.

PW (R-PDSO-G)** **PLASTIC SMALL-OUTLINE PACKAGE**

14 PINS SHOWN



DIM \ PINS **	8	14	16	20	24	28
A MAX	3,10	5,10	5,10	6,60	7,90	9,80
A MIN	2,90	4,90	4,90	6,40	7,70	9,60

4040064/F 01/97

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		**Applications**	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265