

6 CHANNEL VOLUME CONTROLLER

PRODUCT PREVIEW

- 6 CHANNEL INPUTS
- 6 CHANNEL OUTPUTS
- VOLUME ATTENUATION RANGE OF 0 TO -79dB
- VOLUME CONTROL IN 1.0dB STEPS
- 6 CHANNEL INDEPENDENT CONTROL
- ALL FUNCTION ARE PROGRAMMABLE VIA SERIAL BUS

DESCRIPTIO


The TDA7448 is a 6 channel volume controller for quality audio applications in Multi-Channels Audio Systems

SO20
ORDERING NUMBER: TDA7448

Low Distortion, Low Noise and DC stepping are obtained.

Thanks to the used BIPOLAR/CMOS Technology,

BLOCK DIAGRAM




December 2002 1/13

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Operating Supply Voltage	10.5	V
T _{amb}	Operating Ambient Temperature	-10 to 85	°C
T _{stg}	Storage Temperature Range	-55 to 150	°C

PIN CONNECTION



THERMAL DATA

	Symbol	Parameter	Value	Unit
Ī	R _{th j-pin}	thermal Resistance junction-pins	150	°C/W

QUICK REFERENCE DATA


Symbol	Parameter	Min.	Тур.	Max.	Unit
Vs	Supply Voltage	4.75	9	10	V
V _{CL}	Max Input Signal Handling	2			Vrms
THD	Total Harmonic Distortion V = 1Vrms f =1KHz		0.01	0.1	%
S/N	Signal to Noise Ratio Vout = 1Vrms		100		dB
Sc	Channel Separation f = 1KHz		90		dB
	Volume Control (1dB step)	-79		0	dB
	Mute Attenuation		90		dB

ELECTRICAL CHARACTERISTCS

(refer to the test circuit T_{amb} = 25°C, V_S = 9V, R_L = 10K Ω , R_G = 600 Ω , unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
SUPPLY		1	1	1	1	1
Vs	Supply Voltage		4.75	9	10	V
Is	Supply Current			7		mA
SVR	Ripple Rejection			80		dB
INPUT S	TAGE	-	•	ı	ı	•
R _{IN}	Input Resistance		35	50	65	ΚΩ
V _{CL}	Clipping Level	THD = 0.3%	2	2.5		Vrms
S _{IN}	Input Separation	The selected input is grounded through a 2.2μ capacitor		90		dB
VOLUME	CONTROL		•			•
C _{RANGE}	Control Range			79		dB
A _{VMAX}	Max. Attenuation			79		dB
A _{STEP}	Step Resolution		0.5	1	1.5	dB
E _A	Attenuation Set Error	$A_V = 0$ to -24dB	-1	0	1	dB
		$A_V = -24 \text{ to } -79 \text{dB}$	-2.0	0	2.0	dB
E _T	Tracking Error	$A_V = 0$ to -24dB	-1	0	1	dB
		$A_V = -24 \text{ to } -79 \text{dB}$	-2	0	2	dB
V_{DC}	DC Step	adyacent attenuation steps	-3	0	3	mV
A _{mute}	Mute Attenuation			90		db
AUDIO C	UTPUTS	•				
V _{CLIP}	Clipping Level	THD = 0.3%	2	2.5		Vrms
RL	Output Load Resistance		2			ΚΩ
V_{DC}	DC Voltage Level			4.5		V
GENER A	ÅL .	-	•	ı	ı	•
E _{NO}	Output Noise	BW = 20Hz to 20KHz All gains = 0dB, Flat		10	15	μV
S/N	Signal to Noise Ratio	All gains = 0dB; V _O = 1Vrms		100		dB
S _C	Channel Separation left/Right		80	90		dB
THD	Distortion	$A_V = 0$; $V_I = 1$ Vrms		0.01	0.1	%
BUS INP	UT					
VII	Input Low Voltage				1	V
V _{IH}	Input High Voltage		2.5			V
I _{IN}	Input Current	V _{IN} = 0.4V	-5		5	μΑ
Vo	Output Voltage SDA Achnowledge	I _O = 1.6mA		0.4	0.8	V

Figure 1. Test circuit



APPLICATION SUGGESTIONS

The volume control range is 0 to -79dB, by 1dB step resolution.

The very high resolution allows the implementation of systems free from any noise acoustical effect.

CREF

The suggested $10\mu F$ reference capacitor (CREF) value can be reduced to $4.7\mu F$ if the application requires faster power ON.

Figure 2. THD vs. frequency




Figure 3. THD vs. R_{LOAD}





Figure 4. Channel separation vs. frequency



I²C BUS INTERFACE

Data transmission from microprocessor to the TDA7448 and vice versa takes place through the 2 wires I²C BUS interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be connected).

Data Validity

As shown in fig. 1, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW.

Start and Stop Conditions

As shown in fig. 2 a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH.

Byte Format

Every byte transferred on the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first.

Acknowledge

The master (μ P) puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see fig. 5). The peripheral (audio processor) that acknowledges has to pull-down (LOW) the SDA line during this clock pulse.

The audio processor which has been addressed has to generate an acknowledge after the reception of each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse time. In this case the master transmitter can generate the STOP information in order to abort the transfer.

Transmission without Acknowledge

Avoiding to detect the acknowledge of the audio processor, the μP can use a simpler transmission: simply it waits one clock without checking the slave acknowledging, and sends the new data.

This approach of course is less protected from misworking.

Figure 5. Data Validity on the I²CBUS




Figure 6. Timing Diagram of I²CBUS





Figure 7. Acknowledge on the I²CBUS



4

SOFTWARE SPECIFICATION

Interface Protocol

The interface protocol comprises:

- A start condition (S)
- A chip address byte, containing the TDA7448 address
- A subaddress bytes
- A sequence of data (N byte + acknowledge)
- A stop condition (P))

			CHI	P AE	DDR	ESS	3					SU	BAD	DRESS				D	ATA	1 to DA	AΤΑ	n			
																l									
	MSE	3						LSB		MS	3				LSB		MSE	3				- 1	LSB		
S	1	0	0	0	1	0	0	0	ACK	Х	Х	Х	В	DAT	Α	ACK				DATA				ACK	Р
			Dae	111120	1																				

ACK = Acknowledge;

S = Start;

P = Stop;


A = Address:

B = Auto Increment

EXAMPLES

No Incremental Bus


The TDA7448 receives a start condition, the correct chip address, a subaddress with the B = 0 (no incremental bus), N-data (all these data concern the subaddress selected), a stop condition.



D96AU421

Incremental Bus

The TDA7448 receivea start conditions, the correct chip address, a subaddress with the B = 1 (incremental bus): now it is in a loop condition with an autoincrease of the subaddress whereas SUBADDRESS from "XXX1000" to "XXX1111" of DATA are ignored. The DATA 1 concern the subaddress sent, and the DATA 2 concern the subaddress sent plus one in the loop etc, and at the end it receivers the stop condition.



DATA BYTES

Address= 88 (HEX) (10001000): ADDR open; 8A (HEX) (10001010): connect to supply FUNCTION SELECTION: subaddress

MSB							LSB	SUBADDRESS		
D7	D6	D5	D4	D3	D2	D1	D0	30BADDRESS		
X	Х	Х	В	0	0	0	0	SPEAKER ATTENUATION OUT 1		
Х	Х	Х	В	0	0	0	1	SPEAKER ATTENUATION OUT 2		
Х	Х	Х	В	0	0	1	0	SPEAKER ATTENUATION OUT 3		
X	Х	Х	В	0	0	1	1	SPEAKER ATTENUATION OUT 4		
Х	Х	Х	В	0	1	0	0	SPEAKER ATTENUATION OUT 5		
Х	Х	Х	В	0	1	0	1	SPEAKER ATTENUATION OUT 6		
X	Х	Х	В	0	1	1	0	NOT USED"		
Х	Х	Х	В	0	1	1	1	NOT USED		

B=1: INCREMENTAL BUS; ACTIVE

B=0: NO INCREMENTAL BUS

X= DON'T CARE

In Incremental Bus Mode, the three "not used" functions must be addressed in any case. For example to refresh "Speaker Attenuation 3 = 0dB and Speaker Attenuation 6 = -40 dB"; the following bytes must be sent:

SUBADDRESS	XXX10010
SPEAKER ATTENUATION OUT 1	XXXXXXX
SPEAKER ATTENUATION OUT 2	XXXXXXXX
SPEAKER ATTENUATION OUT 3	0000000
SPEAKER ATTENUATION OUT 4	XXXXXXXX
SPEAKER ATTENUATION OUT 5	XXXXXXXX
SPEAKER ATTENUATION OUT 6	00101111

SPEAKER ATTENUATION SELECTION

MSB					LSB	ODEAL/ED ATTENUATION		
D7	D6	D5	D4	D3	D2	D1	D0	SPEAKER ATTENUATION
					0	0	0	0dB
					0	0	1	-1dB
					0	1	0	-2dB
					0	1	1	-3dB
					1	0	0	-4dB
					1	0	1	-5dB
					1	1	0	-6dB
					1	1	1	-7dB
0	0	0	0	0				-0dB
0	0	0	0	1				-8dB
0	0	0	1	0				-16dB
0	0	0	1	1				-24dB
0	0	1	0	0				-32dB
0	0	1	0	1				-40dB
0	0	1	1	0				-48dB
0	0	1	1	1				-56dB
0	1							-64dB
1	0							-72dB
1	1							MUTE

value = 0 to -79dB and MUTE

Figure 8. PIN:20




Figure 11. PINS: 10




Figure 9. PINS: 5, 6, 7, 14, 15, 16




Figure 12. PINS: 9





Figure 10. PINS: 2, 3, 4, 17, 18, 19



IN1 OUT1 TDA7448 0.47µF IN1 OUT1 IN1 OUT1 0.47µF 19 OUT2 IN2 OUT2 IN2 2 C5 0.47µF OUT3 IN3 IN3 OUT3 3 22µF 16V C7 0.47µF C8 18 OUT4 OUT4 IN4 4 IN4 22µF 16V 0.47µF OUT5 IN5 5 IN5 OUT5 C12 OUT6 IN6 OUT6 IN6 6 10µF 16V C13 20 10 GND GND CREF SCL N.C. SDA 13 N.C. 12 ADDR VS GND o JP1 R1 10 1 DGND SCL C15 100µF 16V SDA R3 R2 1K J6

GND

VS

Figure 13. Test and Application Circuit

Figure 14. Component Layout (65 x 72mm)




Figure 15. PC Board (Component side)







Figure 16. PC Board (Solder side)



DIM.		mm		inch							
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.					
Α	2.35		2.65	0.093		0.104					
A1	0.1		0.3	0.004		0.012					
В	0.33		0.51	0.013		0.020					
С	0.23		0.32	0.009		0.013					
D	12.6		13	0.496		0.512					
Е	7.4		7.6	0.291		0.299					
е		1.27			0.050						
Н	10		10.65	0.394		0.419					
h	0.25		0.75	0.010		0.030					
L	0.4		1.27	0.016		0.050					
K	0° (min.)8° (max.)										

OUTLINE AND MECHANICAL DATA





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics © 2002 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

http://www.st.com