

# EMIF10-COM01F2

IPAD™

## EMI FILTER INCLUDING ESD PROTECTION

## MAIN PRODUCT CHARACTERISTICS

EMI filtering and ESD protection for:

- Computers and printers
- Communication systems
- Mobile phones

#### DESCRIPTION

The EMIF10-COM01F2 is a highly integrated device designed to suppress EMI / RFI noise in all systems subjected to electromagnetic interferences. The EMIF10 Flip-Chip packaging means the package size is equal to the die size.

Additionally, this filter includes an ESD protection circuitry which prevents the protected device from destruction when subjected to ESD surges up to 15 kV.


## BENEFITS

- EMI symmetrical (I/O) low-pass filter
- Lead free package
- Very low PCB space consuming: < 6mm<sup>2</sup>
- Very thin package: 0.65 mm
- High efficiency in ESD suppression on both input & output pins
- High reliability offered by monolithic integration

#### COMPLIES WITH THE FOLLOWING STANDARDS:

IEC61000-4-2 level 4


15kV (air discharge) 8kV (contact discharge)




### Table 1: Order Code

Part Number	Marking	
EMIF010-COM01F2	FE	

## Figure 1: Pin Configuration (Ball side)



## Figure 2: Basic cell configuration



TM: IPAD is a trademark of STMicroelectronics.

April 2005


## EMIF10-COM01F2

Symbol	Parameter and test conditions	Value	Unit
V <sub>PP</sub>	ESD discharge IEC61000-4-2, air discharge15ESD discharge IEC61000-4-2, contact discharge8		kV
Т <sub>ј</sub>	Junction temperature	125	°C
Т <sub>ор</sub>	Operating temperature range	- 40 to + 85	°C
T <sub>stg</sub> Storage temperature range		- 55 to + 150	°C

## Table 2: Absolute Ratings ( $T_{amb} = 25^{\circ}C$ )


## Table 3: Electrical Characteristics ( $T_{amb} = 25^{\circ}C$ )

Symbol	Parameter	
V <sub>BR</sub> Breakdown voltage		
I <sub>RM</sub> Leakage current @ V <sub>RM</sub>		
V <sub>RM</sub> Stand-off voltage		
V <sub>CL</sub>	Clamping voltage	
R <sub>d</sub>	Dynamic impedance	
I <sub>PP</sub>	Peak pulse current	
R <sub>I/O</sub>	Series resistance between Input & Output	
C <sub>line</sub>	Input capacitance per line	




Symbol	Test conditions	Min.	Тур.	Max.	Unit
V <sub>BR</sub>	I <sub>R</sub> = 1 mA	6	8	10	V
I <sub>RM</sub>	V <sub>RM</sub> = 3V per line			500	nA
R <sub>d</sub>	I <sub>PP</sub> = 10A, t <sub>p</sub> = 2.5μs		1		Ω
R <sub>I/O</sub>		180	200	220	Ω
C <sub>line</sub>	At 0V bias		45	50	pF
t <sub>LH</sub>	Vinput = 2.8V Rload = $100k\Omega$			25	ns

Figure 3: S21(db) attenuation measurement



Note: Spikes at high frequencies are induced by the PCB layout








Figure 4: Analog crosstalk






Figure 6: ESD response to IEC61000-4-2 (-15kV air discharge) on one input V(in) and on one output (Vout)







57

## EMIF10-COM01F2

Figure 8: Capacitance versus reverse applied voltage




## Figure 9: Aplac model



#### PCB grounding recommendations

In order to ensure a good efficiency in terms of ESD protection and filtering behavior, we recommend to implement microvias (100  $\mu$ m dia.) between the GND bumps and the GND layer. GND bumps can be connected together in PCB layer 1, and in addition, if possible, use through hole vias (200  $\mu$ m dia.) in both sides of filter to improve contact to GND (layer). This layout will minimize the distance to the ground and thus parasitic inductances. In addition, we recommend to have GND plane wherever possible.

<u>ل</u>رک









Figure 11: FLIP-CHIP Package Mechanical Data








## Figure 13: Marking





## Figure 14: FLIP-CHIP Tape and Reel Specification

## **Table 4: Ordering Information**

Ordering code	Marking	Package	Weight	Base qty	Delivery mode
EMIF10-COM01F2	FE	Flip-Chip	8.3 mg	5000	Tape & reel

Note: More informations are available in the application notes:

AN1235: "Flip-Chip: Package description and recommendations for use" AN1751: "EMI Filters: Recommendations and measurements"

## **Table 5: Revision History**

Date	Revision	Description of Changes
14-Dec-2004	1	First issue.
12-Apr-2005	2	Die clearance reduction.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com

57