

DATA SHEET

TDA9802 Multistandard VIF-PLL demodulator and FM-PLL detector

Preliminary specification
File under Integrated Circuits, IC02

November 1992

Multistandard VIF-PLL demodulator and FM-PLL detector

TDA9802

FEATURES

- Suitable for negative and positive vision modulation
- Gain controlled 3-stage IF amplifier; suitable for VIF frequencies up to 60 MHz
- True synchronous demodulation with active carrier regeneration (ultra-linear demodulation, good intermodulation figures, reduced harmonics and excellent pulse response)
- Peak sync AGC for negative modulation, e.g. B/G standard
- Peak white AGC for positive modulation, e.g. L standard
- Video amplifier to match sound trap and sound filter
- AGC output voltage for tuner; adjustable take-over point (TOP)
- AFC detector without extra reference circuit
- Alignment-free FM-PLL detector with high linearity
- Stabilizer circuit for ripple rejection and to achieve constant output signals
- 5 to 8 V positive supply voltage range, low power consumption (300 mW at +5 V supply voltage)

GENERAL DESCRIPTION

The TDA9802 is a monolithic integrated circuit for vision and sound IF signal processing in multistandard TV and VTR sets.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_P	positive supply voltage (pin 20)	4.5	5	8.8	V
I_P	supply current	51	60	69	mA
V_{iIF}	vision IF input signal sensitivity (RMS value, pins 1 and 2)	–	50	90	μ V
	maximum vision IF input signal (RMS value, pins 1 and 2)	70	150	–	mV
G_V	IF gain control range	64	70	73	dB
V_{oCVBS}	CVBS output signal on pin 7 (peak-to-peak value)	1.7	2.0	2.3	V
B	–3 dB video bandwidth on pin 7	6	8	–	MHz
S/N (W)	signal-to-noise ratio weighted; for video	56	59	–	dB
$\alpha_{1,1}$	intermodulation attenuation	56	62	–	dB
$\alpha_{3,3}$		56	62	–	dB
α_H	suppression of harmonics in video signal	35	40	–	dB
V_{oAF}	maximum AF output signal for THD < 1.5% (RMS value, pin 9)	0.8	–	–	V
T_{amb}	operating ambient temperature range	0	–	+70	$^{\circ}$ C

ORDERING INFORMATION

EXTENDED TYPE NUMBER	PACKAGE			
	PINS	PIN POSITION	MATERIAL	CODE
TDA9802	20	DIL	plastic	SOT146(1)
TDA9802T	20	mini-pack	plastic	SOT163A(2)

Note

1. SOT146-1; 1996 November 19.
2. SOT163-1; 1996 November 19.

Multistandard VIF-PLL demodulator and FM-PLL detector

TDA9802




Fig.1 Block diagram.

Multistandard VIF-PLL demodulator and FM-PLL detector

TDA9802

PINNING

SYMBOL	PIN	DESCRIPTION
V _{i IF}	1	vision IF differential input signal
	2	
TADJ	3	tuner AGC take-over adjust (TOP)
φADJ	4	phase detector adjust
C _{BL}	5	black level capacitor, mute switch input
T _{PLL}	6	PLL time constant of phase detector
V _{o CVBS}	7	CVBS (positive) output signal
STD	8	standard switch (negative = HIGH, positive = LOW)
V _{o AF}	9	audio frequency output signal
C _{AF}	10	decoupling capacitor of audio frequency amplifier
V _{i IC}	11	sound intercarrier input signal
TAGC	12	tuner AGC output
V _{o VID}	13	video and sound intercarrier output signal
V _{i VID}	14	video input signal to buffer amplifier
AFC	15	automatic frequency control output
VCO1	16	VCO reference circuit for 2 f _{PC}
VCO2	17	
GND	18	ground (0 V)
C _{AGC}	19	AGC capacitor
V _P	20	positive supply voltage




Fig.2 Pin configuration.

Multistandard VIF-PLL demodulator and FM-PLL detector

TDA9802

FUNCTIONAL DESCRIPTION

Vision IF input

The vision IF amplifier consists of three AC-coupled differential amplifier stages; each stage comprises a controlled feedback network by means of emitter degeneration.

IF and tuner AGC

The automatic control voltage to maintain the video output signal at a constant level is generated according to the transmission standard. For negative modulation the peak-sync level is detected, for positive modulation the peak white level is detected. The AGC detector charges and discharges the capacitor on pin 19 to set the IF gain and the tuner gain. The standard is switched by the voltage on pin 8. To reduce the response time for positive modulation (which needs a very long time constant) a black level detector (C_{BL}) increases the AGC capacitor discharge current for low-level video signals.

The AGC capacitor voltage is transferred to an internal IF control signal, and is fed to the tuner AGC to generate the tuner AGC output current on pin 12 (open-collector output). The tuner AGC voltage take over point is adjusted on pin 3. This allows the tuner and the IF SAW filter to be matched to achieve the optimum IF input level.

Frequency detector, phase detector and video demodulator

The IF amplifier output signal is fed to a frequency detector and to a phase detector. The frequency detector is operational before lock-in. A DC current is generated which is proportional to the frequency difference between the input frequency and the VCO frequency. After lock-in, the frequency detector and the phase detector generate a DC current proportional to the phase difference between VCO and input signals. The control signal for the VCO is provided by the phase detector. The video demodulator is a linear multiplier, designed for low distortion and wide bandwidth. The vision IF input signal is multiplied by the in-phase component of the VCO output. The demodulated output signal is fed via an integrated low-pass filter ($f_g = 12$ MHz) to the video amplifier for suppression of the carrier harmonics. The polarity of the video signal is switched in the demodulator stage according to the TV standard.

VCO and travelling wave divider

The VCO operates with a symmetrically-connected reference LC-circuit, operating at double vision carrier frequency. Frequency control is performed by an internal varicap diode. The voltage to set the VCO frequency to the actual frequency of double vision carrier frequency, is also amplified and converted for the AFC output current. The VCO signal is divided-by-two in a travelling wave divider, which generates two differential output signals with 90 degree phase difference independent of frequency.

Video amplifier, buffer and noise clipping

The video amplifier is a wide bandwidth operational amplifier with internal feedback. Dependent on transmission standard, a level shifter provides the same sync level for positive as for negative modulation. A nominal positive modulated video signal of 1 V (p-p) is present on the composite video output (pin 13).

The input impedance of the 7 dB wideband buffer amplifier (with internal feedback) is suitable for ceramic sound trap filters.

The CVBS output (pin 7) provides a positive video signal of 2 V (p-p). Noise clipping is provided internally.

Sound demodulation

The FM sound intercarrier signal is fed to pin 11 and through a limiter amplifier before it is demodulated. This achieves high sensitivity and high AM suppression. The limiter amplifier consists of seven internal AC-coupled stages, minimizing the DC offset.

The FM-PLL demodulator consists of an RC-oscillator, loop filter and phase detector. The oscillator frequency is locked on the FM intercarrier signal from the limiter amplifier.

As a result of this locking, the RC-oscillator is frequency-modulated. The modulating signal voltage (AF signal) is used to control the oscillator frequency. By this, the FM-PLL operates as an FM demodulator.

The audio frequency amplifier with internal feedback is designed for high gain and high common mode rejection. The low-level AF signal output from the FM-PLL demodulator is amplified and buffered in a low-ohmic audio signal output stage (pin 9). An external decoupling capacitor on pin 10 removes the DC voltage from the audio amplifier input.

Multistandard VIF-PLL demodulator and FM-PLL detector

TDA9802

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC134)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _P	supply voltage (pin 20) for a maximum chip temperature (note 1)			
	SOT146 at + 120 °C	0	8.8	V
	SO163A at + 100 °C	0	5.5	V
V _I	voltage on pins 1, 2, 7, 8, 11, 13, 14, 15 and 19	0	V _P	V
t _{s max}	short-circuit time	–	10	s
V ₁₂	tuner AGC output voltage	–	13.2	V
T _{stg}	storage temperature range	–25	+150	°C
V _{ESD}	electrostatic handling for all pins (note 2)	–	±300	V

Notes to the Limiting Values

- Supply current I_P = 69 mA at T_{amb} = +70 °C.
- Equivalent to discharging a 200 pF capacitor through a 0 Ω series resistor (negative and positive voltage).

THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R _{th j-a}	from junction to ambient in free air	
	SOT146	73 K/W
	SOT163A	85 K/W

Multistandard VIF-PLL demodulator and FM-PLL detector

TDA9802

CHARACTERISTICS

$V_P = 5\text{ V}$; $T_{\text{amb}} = +25\text{ °C}$; $f_{PC} = 38.9\text{ MHz}$; $f_{SC} = 33.4\text{ MHz}$ with $V_{PC}/V_{SC} = 13\text{ dB (B/G)}$; $V_{iIF} = 10\text{ mV RMS value}$ (sync level at B/G; peak-white level at L); video modulation DSB; residual carrier: B/G = 10%, L = 3%; video signal in accordance with CCIR line 17; measurements taken in Fig.3 unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_P	supply voltage range (pin 20)	see note 1	4.5	5	8.8	V
I_P	supply current		51	60	69	mA
Standard switch input (pin 8)						
V_{IH}	input voltage for negative modulation	see note 2	1.5	–	V_P	V
V_{IL}	input voltage for positive modulation		0	–	0.8	V
I_{IL}	LOW level input current	$V_g = 0\text{ V}$	–	–300	–360	μA
Vision IF input (pins 1 and 2)			B/G standard			
V_i	input signal sensitivity (RMS value)	–1 dB video at output	–	50	90	μV
	maximum input signal (RMS value)	+1 dB video at output	70	150	–	mV
ΔV_i	IF amplitude difference between picture and sound carrier	within AGC range	–	0.7	1	dB
G_{IF}	IF gain control range	see Fig.4	64	70	73	dB
B	–3 dB IF bandwidth	upper cut-off frequency	70	100	–	MHz
R_i	input resistance		1.7	2.2	2.7	k Ω
C_i	input capacitance		1.2	1.7	2.5	pF
$V_{1,2}$	DC input voltage		3.0	3.4	3.8	V
True synchronous video demodulator		see note 3				
f_{VCO}	maximum oscillator frequency for carrier regeneration	$f = 2f_{PC}$	125	130	–	MHz
Δf_{VCO}	oscillator drift (free running) as a function of temperature	see note 4; $\Delta T = 0\text{ to }+70\text{ °C}$	–	–	± 1300	10^{-6}
$V_{o\text{ ref}}$	oscillator swing at pins 16 and 17 (RMS value)		tbm	120	tbm	mV
Δf_{PC}	vision carrier capture range (negative)		1.5	2	–	MHz
	vision carrier capture range (positive)		1.5	2	–	MHz
t_{acq}	acquisition time	see note 5; BL = 60 kHz	–	–	30	ms
$V_{i\text{ IF}}$	IF input signal sensitivity (RMS value, pins 1 and 2)					
	for PLL still locked	see note 6; maximum IF gain	–	70	100	μV
	for C/N = 10 dB	see note 7	–	100	140	μV
I_{loop}	FPLL loop offset current at pin 6	see note 8	–	–	± 4.5	μA

Multistandard VIF-PLL demodulator and
FM-PLL detector

TDA9802

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Composite video amplifier (pin 13)		sound carrier off				
$V_{0\text{ vid}}$	output signal (peak-to-peak value)	see Fig.7	0.9	1.0	1.1	V
V_{13}	sync level	B/G and L	1.4	1.5	1.6	V
	zero carrier level	B/G	2.5	2.6	2.7	V
		L	1.37	1.47	1.57	V
	upper video clipping level		$V_P - 1.1$	$V_P - 1.0$	–	V
	lower video clipping level		–	0.3	0.4	V
$V_{0\text{ FM}}$	IF intercarrier level (RMS value)	sound carrier on; see note 9	tbn	140	tbn	mV
R_{13}	output resistance		–	–	10	Ω
$I_{\text{int}13}$	internal bias current for emitter follower	DC	1.8	2.5	–	mA
I_{13}	maximum output sink current	DC and AC	1.4	tbn	–	mA
	maximum output source current		2.0	tbn	–	mA
B	–3 dB video bandwidth	$C_{13} < 50\text{ pF}$; $R_L > 1\text{ k}\Omega$	7	10	–	MHz
α_H	suppression of video signal harmonics	see note 10; $C_{13} < 50\text{ pF}$; $R_L > 1\text{ k}\Omega$	35	40	–	dB
RR	ripple rejection on pin 13	see Fig.9	32	35	–	dB
CVBS buffer amplifier and noise clipper (pins 7 and 14)						
R_{14}	input resistance		2.6	3.3	4.0	k Ω
C_{14}	input capacitance		1.4	2	3.0	pF
V_{14}	DC voltage at input	pin 14 not connected	1.5	1.8	2.1	V
G_v	voltage gain	see note 11	6	7	7.5	dB
$V_{0\text{ CVBS}}$	CVBS output signal on pin 7 (peak-to-peak value)	sound carrier off; see Fig.3	1.7	2.0	2.3	V
	CVBS output level	upper video clipping	tbn	4.0	–	V
		lower video clipping	–	1.0	tbn	V
		sync level	1.25	1.35	1.45	V
R_7	output resistance		–	–	10	Ω
$I_{\text{int}7}$	internal bias current for emitter follower	DC	1.8	2.5	–	mA
I_7	maximum output sink current	DC and AC	1.4	tbn	–	mA
	maximum output source current		2.4	tbn	–	mA
B	–3 dB video bandwidth	$C_7 < 20\text{ pF}$; $R_L > 1\text{ k}\Omega$	8	11	–	MHz

Multistandard VIF-PLL demodulator and FM-PLL detector

TDA9802

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Measurements from IF input to CVBS output (pin 7) 330 Ω between pins 13 and 14, sound carrier off						
$V_{o\text{ CVBS}}$	CVBS output signal on pin 7 (peak-to-peak value)		1.7	2.0	2.3	V
ΔV_o	deviation of CVBS output signal at B/G	50 dB gain control	–	–	0.5	dB
		30 dB gain control	–	–	0.1	dB
	black level tilt	B/G standard; see note 12	–	–	1	%
	vertical tilt for worst case in L standard	vision carrier modulated by test line (VITS) only; see note 12	–	–	1.5	%
ΔG	differential gain		–	2	5	%
$\Delta\phi$	differential phase		–	1	3	deg
B	–3 dB video bandwidth	$C_L < 20 \text{ pF}$; $R_L > 1 \text{ k}\Omega$	6	8	–	MHz
S/N(W)	signal-to-noise ratio; weighted	see Fig.5 and note 13	56	59	–	dB
$\alpha_{1.1}$	intermodulation at 'blue'	see Fig.6 and note 14; f = 1.1 MHz	56	62	–	dB
	intermodulation at 'yellow'		58	64	–	dB
$\alpha_{3.3}$	intermodulation at 'blue'	see Fig.6 and note 14; f = 3.3 MHz	56	62	–	dB
	intermodulation at 'yellow'		57	63	–	dB
α_C	residual vision carrier (RMS value)	fundamental wave	–	1	10	mV
		harmonics	–	1	10	mV
α_H	suppression of video signal harmonics	see note 10	35	40	–	dB
RR	ripple rejection on pin 7	see Fig.9	25	28	–	dB
AGC detector (pin 19)						
t_{resp}	response to an increasing amplitude step of 50 dB in input signal	B/G and L	–	1	10	ms
	response to a decreasing amplitude step of 50 dB in input signal	B/G	–	50	100	ms
		L	–	100	150	ms
I_{19}	charging current	B/G and L; see note 12	0.85	1.1	1.35	mA
	additional charging current	L in case of missing VITS pulses and no white video content	2.0	2.7	3.5	μA
	discharging current	B/G	17	22	27	μA
		normal mode L	0.24	0.33	0.42	μA
		fast mode L	31	44	57	μA
V_{19}	AGC voltage	see Fig.4				
		maximum gain	0	tbn	–	V
		minimum gain	–	tbn	$V_P - 0.7$	V
V_{13}	threshold voltage level	see Fig.7				
	for additional charging current	L	1.9	1.95	2.0	V
	for fast L mode	L	1.6	1.65	1.7	V

Multistandard VIF-PLL demodulator and FM-PLL detector

TDA9802

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Tuner AGC (pin 12)						
V _i	IF input signal for minimum starting point of tuner take over (RMS value)	input at pins 1 and 2; R _{TOP} = 22 kΩ	–	–	5	mV
	IF input signal for maximum starting point of tuner take over (RMS value)	input at pins 1 and 2; R _{TOP} = 0 Ω	50	–	–	mV
V ₁₂	allowable voltage	from external source	–	–	13.2	V
	saturation voltage	I ₁₂ = 1.7 mA	–	–	0.2	V
ΔV ₁₂	variation of take over point by temperature	ΔT = 0 to +50 °C	–	1	3	dB
I ₁₂	sink current	see Fig.4				
		no tuner gain reduction	–	0.1	0.3	μA
		maximum tuner gain reduction	1.7	2.0	2.6	mA
ΔG _{IF}	IF slip by automatic gain control	tuner gain current from 20 to 80%	–	6	8	dB
AFC circuit (pin 15)		see Fig.8 and note 15				
S	control steepness ΔI ₁₅ /Δf	see note 16	0.6	0.72	0.84	μA/kHz
Δf _{IF}	frequency variation by temperature	ΔT = 0 to +70 °C; see note 4	–	–	±1300	10 ⁻⁶
V ₁₅	output voltage upper limit	see Fig.8	V _P – 0.5	V _P – 0.3	–	V
	output voltage lower limit		–	0.3	0.5	V
I ₁₅	output current source		160	200	240	μA
	output current sink		160	200	240	μA
ΔI ₁₅	residual video modulation current (peak-to-peak value)	B/G and L	–	20	30	μA
Sound mute switch (pin 5)		see note 17				
V _{IL}	input voltage for MUTE-ON		0	–	0.8	V
V _{IH}	input voltage for MUTE-OFF		1.5	–	V _P	V
I _{IL}	LOW level input current	V ₅ = 0 V	–	–300	–360	μA
α _{mute}	audio attenuation	V ₅ = 0 V	70	80	–	dB
ΔV ₅	DC offset voltage at switching (plop)	switching to MUTE-ON	–	100	500	mV
FM sound limiter amplifier (pin 11)		FM 5.5 MHz				
V _{i FM}	input signal (RMS value, pin 11)	CCIR468-4				
	for S/N = 40 dB	see Fig.11	–	200	300	μV
	for AM suppression α _{AM} = 40 dB	AM: f = 1 kHz; m = 0.3	–	1	–	mV
	maximum input signal handling (RMS value)		200	–	–	mV
R ₁₁	input resistance		480	600	720	Ω
B	–3 dB IF frequency response of sound IF	lower and upper cut-off frequency	3.5	–	10	MHz
V ₁₁	DC voltage		2.3	2.6	2.9	V

Multistandard VIF-PLL demodulator and FM-PLL detector

TDA9802

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
FM-PLL sound demodulator and AF output (pin 9)		see note 18				
$f_{i\text{ FM}}$	catching range of PLL		4	–	7	MHz
	holding range of PLL		3.5	–	8	MHz
t_{acqu}	acquisition time		–	–	4	μs
Δf_{AF}	frequency deviation	THD < 1.5%; see note 19	–	–	± 50	kHz
V_{10}	DC voltage at decoupling capacitor	voltage dependent on VCO frequency; see note 20	1.2	–	2.2	V
$V_{o\text{ AF}}$	AF output signal (RMS value, pin 9)	$\Delta f_{\text{AF}} = \pm 27\text{ kHz}$; see Fig.11	280	350	420	mV
	maximum output signal handling	THD < 1.5%	0.8	–	–	V
ΔV_o	temperature drift of AF output signal	$\Delta T = 0\text{ to }+70\text{ }^\circ\text{C}$	–	0.2	0.5	dB
R_g	output resistance		–	100	–	Ω
R_L	load resistance (pin 9)		2.2	–	–	k Ω
V_g	DC voltage		1.6	2.0	2.4	V
B	–3 dB audio frequency bandwidth		95	120	–	kHz
THD	total harmonic distortion		–	0.1	0.5	%
S/N (W)	signal-to-noise ratio, weighted	CCIR468-4; see Fig.11	50	55	–	dB
V_{SC}	residual sound carrier and harmonics (RMS value)		–	–	75	mV
α_{AM}	AM suppression	see Fig.10; AM: $f = 1\text{ kHz}$; $m = 0.3$	46	50	–	dB
RR	ripple rejection on pin 9	see Fig.9	26	30	–	dB
Measurements from IF input to audio output (pin 9)		560 Ω between pins 13 and 11				
S/N (W)	weighted signal-to-noise ratio referred to 54% FM modulation	CCIR468-4; with offset alignment on pin 4				
	6 kHz sinusoidal waveform	black-to-white	39	46	–	dB
	black level	sync only	39	48	–	dB
	white picture		39	46	–	dB

Multistandard VIF-PLL demodulator and FM-PLL detector

TDA9802

Notes to the characteristics

1. Typical values of video and sound parameters are decreased at $V_P = 4.5$ V.
2. The input voltage for negative modulation has to be $V_g > 1.5$ V, or pin 8 open-circuit.
3. Loop bandwidth $BL = 60$ kHz (natural frequency $f_n = 15$ kHz; damping factor $d = 2$ calculated with grey level and FPLL input signal level).
Resonance circuit of VCO: $Q_o > 50$; $C_{ext} = 8.2$ pF; $C_{int} \approx 8.5$ pF (loop voltage about 2.7 V).
4. The oscillator drift is related to the picture carrier frequency (at external temperature-compensated LC-circuit).
5. $V_{iIF} = 10$ mV (RMS value); $\Delta f = 1$ MHz (VCO frequency offset related to picture carrier frequency); white picture video modulation.
6. V_{iIF} for 0.9 V CVBS (peak-to-peak value) at composite video output pin 13; PLL is still locked.
7. Transformer at IF input (Fig.3). The C/N ratio at IF input for 'lock-in' is defined as the vision IF input signal (sync level, RMS value) in relation to a superimposed, 5 MHz band-limited white noise signal (RMS value); video modulation: white picture.
8. Offset current measured between pin 6 and half of supply voltage ($V = 2.5$ V) under the following conditions: no input signal at IF input (pins 1 and 2) and IF-amplifier gain at minimum ($V_{19} = V_P$), pin 4 (phase adjust) open-circuit.
9. The intercarrier output signal is superimposed to the video signal at pin 13 and can be calculated by the following formula:

$$20 \log \left(\frac{V_{13 \text{ interc. (p-p)}}}{1V (p-p)} \right) = \frac{V_{iSC}}{V_{iPC}} \text{ dB} + 6.9 \text{ dB} \pm 2 \text{ dB}$$

with
 $\frac{V_{iSC}}{V_{iPC}} \text{ dB} =$ sound to picture carrier ratio at IF input (pins 1 and 2) in dB
and
 $\pm 2 \text{ dB} =$ tolerance of intercarrier output amplitude V_{oFM} .
10. Measurements taken with SAW filter G1956; modulation: VSB, $f_{video} > 0.5$ MHz, loop bandwidth $BL = 60$ kHz.
11. The 7 dB buffer gain accounts for 1 dB loss in the sound trap. Buffer output signal is typical 2 V (p-p). If no sound trap is applied a 330 Ω resistor must be connected from output to input (from pin 13 to pin 14).
12. The leakage current of the AGC capacitor has to be < 1 μ A in B/G mode (< 30 nA in L mode) to avoid larger tilt.
13. S/N is the ratio of black-to-white amplitude to the black level noise voltage (RMS value, pin 7). $B = 5$ MHz weighted in accordance with CCIR-567 at a source impedance of 50 Ω .
14. $\alpha_{1,1} = 20 \log (V_o \text{ at } 4.4 \text{ MHz} / V_o \text{ at } 1.1 \text{ MHz}) + 3.6 \text{ dB}$; $\alpha_{1,1}$ value at 1.1 MHz related to black/white signal
 $\alpha_{3,3} = 20 \log (V_o \text{ at } 4.4 \text{ MHz} / V_o \text{ at } 3.3 \text{ MHz})$; $\alpha_{3,3}$ value at 3.3 MHz related to colour carrier.
15. To match the AFC output signal to different tuning systems a current source output is provided (Fig.8).
16. Depending on the radio $\Delta C/C_o$ of the LC resonance circuit of VCO
($Q_o > 50$; $C_o = C_{int} + C_{ext}$; $C_{ext} = 8.2$ pF; $C_{int} \approx 8.5$ pF).
17. No mute state is also valid for pin not connected. For switching on the L-standard no external load is allowed at pin 5 except capacitor C_{BL} .
18. A 5.5 MHz signal for second IF with 10 mV (RMS value) input level, $f_{mod} = 1$ kHz and frequency deviation with 54% FM modulation of audio reference is fed directly to pin 11. Audio measurements are taken at 50 μ s de-emphasis.
19. To allow higher frequency deviation, the resistor R_x on pin 10 (see Fig.12) has to be increased to a value which does not exceed the AF output signal of nominally 0.35 V for THD = 0.1% ($R_x = 4.7$ k Ω provides -6 dB amplification).
20. The leakage current of the 2.2 μ F capacitor is < 100 nA.

Multistandard VIF-PLL demodulator and FM-PLL detector

TDA9802







Fig.3 Test circuit.




Multistandard VIF-PLL demodulator and FM-PLL detector

TDA9802





Multistandard VIF-PLL demodulator and FM-PLL detector

TDA9802



Multistandard VIF-PLL demodulator and FM-PLL detector

TDA9802



Multistandard VIF-PLL demodulator and FM-PLL detector

TDA9802





Fig.12 Application circuit.

Multistandard VIF-PLL demodulator and FM-PLL detector

TDA9802



Multistandard VIF-PLL demodulator and FM-PLL detector

TDA9802




Fig.14 Internal circuits.


Multistandard VIF-PLL demodulator and FM-PLL detector

TDA9802

PACKAGE OUTLINE

DIP20: plastic dual in-line package; 20 leads (300 mil)

SOT146-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	c	D ⁽¹⁾	E ⁽¹⁾	e	e ₁	L	M _E	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.0
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT146-1			SC603			92-11-17 95-05-24

Multistandard VIF-PLL demodulator and FM-PLL detector

TDA9802

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



Multistandard VIF-PLL demodulator and FM-PLL detector

TDA9802

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

DIP

SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg\ max}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

SO

REFLOW SOLDERING

Reflow soldering techniques are suitable for all SO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

WAVE SOLDERING

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

**Multistandard VIF-PLL demodulator and
FM-PLL detector**

TDA9802

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.