
INTEGRATED CIRCUITS



Product specification File under Integrated Circuits, IC02 October 1988



HILIP

### TDA8425



#### **GENERAL DESCRIPTION**

The TDA8425 is a monolithic bipolar integrated stereo sound circuit with a loudspeaker channel facility, digitally controlled via the I<sup>2</sup>C-bus for application in hi-fi audio and television sound.

#### Feature:

- Source and mode selector for two stereo channels
- Pseudo stereo, spatial stereo, linear stereo and forced mono switch
- Volume and balance control
- Bass, treble and mute control
- · Power supply with power-on reset

#### QUICK REFERENCE DATA


PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage (pin 4)	V <sub>CC</sub>	10.8	12.0	13.2	V
Input signal handling	VI	2	-	-	V
Input sensitivity					
full power at the output stage	Vi	_	300	_	mV
Signal plus noise-to-noise ratio	(S+N)/N	_	86	_	dB
Total harmonic distortion	THD	_	0.05	_	%
Channel separation	α	_	80	_	dB
Volume control range	G	-64	_	6	dB
Treble control range	G	–12	_	12	dB
Bass control range	G	-12	-	15	dB


#### PACKAGE OUTLINE

20-lead dual in-line; plastic (SOT146); SOT146-1; 1996 November 26.

OUT L

Hi-fi stereo audio processor; I<sup>2</sup>C-bus






# TDA8425

Product specification

### TDA8425

#### PINNING



#### FUNCTIONAL DESCRIPTION

#### Source selector

The input to channel 1 (CH1) and channel 2 (CH2) is determined by the source selector. The selection is made from the following AF input signals:

- IN 1 L (pin 18); IN1 R (pin 20) or
- IN2 L (pin 1); IN2 R (pin 3)

#### Mode selector

The mode selector selects between stereo, sound A and sound B (in the event of bilingual transmission) for OUT R and OUT L.

#### Volume control and balance

The volume control consists of two stages (left and right). In each part the gain can be adjusted between +6 dB and -64 dB in steps of 2 dB. An additional step allows an attenuation of  $\geq$  80 dB. Both parts can be controlled independently over the whole range, which allows the balance to be varied by controlling the volume of left and right output channels.

#### Linear stereo, pseudo stereo, spatial stereo and forced mono mode<sup>(1)</sup>

It is possible to select four modes: linear stereo, pseudo stereo, spatial stereo or forced mono. The pseudo stereo mode handles mono transmissions, the spatial stereo mode handles stereo transmissions and the forced mono can be used in the event of stereo signals.

<sup>(1)</sup> During forced mono mode the pseudo stereo mode cannot be used.

### TDA8425

#### Bass control

The bass control stage can be switched from an emphasis of 15 dB to an attenuation of 12 dB for low frequencies in steps of 3 dB.

#### Treble control

The treble control stage can be switched from +12 dB to -12 dB in steps of 3 dB.

#### Bias and power supply

The TDA8425 includes a bias and power supply stage, which generates a voltage of  $0.5 \times V_{CC}$  with a low output impedance and injector currents for the logic part.

#### **Power-on reset**

The on-chip power-on reset circuit sets the mute bit to active, which mutes both parts of the treble amplifier. The muting can be switched by transmission of the mute bit.

#### I<sup>2</sup>C-bus receiver and data handling

Bus specification

The TDA8425 is controlled via the 2-wire I<sup>2</sup>C-bus by a microcomputer.

The two wires (SDA – serial data, SCL – serial clock) carry information between the devices connected to the bus. Both SDA and SCL are bidirectional lines, connected to a positive supply voltage via a pull up resistor.

When the bus is free both lines are HIGH.

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW. The set up and hold times are specified in AC CHARACTERISTICS.

A HIGH-to-LOW transition of the SDA line while SCL is HIGH is defined as a start condition.


A LOW-to-HIGH transition of the SDA line while SCL is HIGH is defined as a stop condition.

The bus receiver will be reset by the reception of a start condition. The bus is considered to be busy after the start condition.

The bus is considered to be free again after a stop condition.

#### Module address

Data transmission to the TDA8425 starts with the module address MAD.



### TDA8425

#### Subaddress

After the module address byte a second byte is used to select the following functions:

· Volume left, volume right, bass, treble and switch functions

The subaddress SAD is stored within the TDA8425. Table 1 defines the coding of the second byte after the module address MAD.

Table 1 Second byte after module address MAD

	128	64	32	16	8	4	2	1	
	MSB								LSB
function	7	6	5	4	3	2	1	0	
volume left	0	0	0	0	0	0	0	0	
volume right	0	0	0	0	0	0	0	1	
bass	0	0	0	0	0	0	1	0	
treble	0	0	0	0	0	0	1	1	
switch functions	0	0	0	0	1	0	0	0	
	•					subaddress SAD			

The automatic increment feature of the slave address enables a quick slave receiver initialization, within one transmission, by the l<sup>2</sup>C-bus controller (see Fig.5).

#### Definition of 3rd byte

A third byte is used to transmit data to the TDA8425. Table 2 defines the coding of the third byte after module address MAD and subaddress SAD.

		MSB							LSB
function		7	6	5	4	3	2	1	0
volume left	VL	1	1	V05	V04	V03	V02	V01	V00
volume right	VR	1	1	V15	V14	V13	V12	V11	V10
bass	BA	1	1	1	1	BA3	BA2	BA1	BA0
treble	TR	1	1	1	1	TR3	TR2	TR1	TR0
switch functions	S1	1	1	MU	EFL	STL	ML1	ML0	IS

Table 2 Third byte after module address MAD and subaddress SAD

### TDA8425

#### Truth tables

Truth tables for the switch functions

#### Table 3Source selector

function	ML1	ML0	IS	channel
stereo	1	1	0	1
stereo	1	1	1	2
sound A	0	1	0	1
sound B	1	0	0	1
sound A	0	1	1	2
sound B	1	0	1	2

 Table 4
 Pseudo stereo/spatial stereo/linear stereo/forced mono

choice	STL	EFL
spatial stereo	1	1
linear stereo	1	0
pseudo stereo	0	1
forced mono <sup>(1)</sup>	0	0

#### Table 5 Mute

mute	MU
active; automatic	
after POR <sup>(2)</sup>	1
not active	0

#### Notes

- 1. Pseudo stereo function is not possible in this mode.
- 2. Where: POR = Power-ON Reset.

Truth tables for the volume, bass and treble controls

#### Table 6 Volume control

2 dB/step (dB)	V × 5	V × 4	V × 3	V × 2	V × 1	V × 0
6	1	1	1	1	1	1
4	1	1	1	1	1	0
	•				•	
-62	0	1	1	1	0	1
-64	0	1	1	1	0	0
	1	ı				
≤-80	0	1	1	0	1	1
	1	1		1	1	
≤ -80	0	0	0	0	0	0

Table 7         Bass control
------------------------------

3 dB/step (dB)	BA3	BA2	BA2	BA0
15	1	1	1	1
15	1	0	1	1
12	1	0	1	0
0	0	1	1	0
-12	0	0	1	0
-12	0	0	0	0

#### Table 8 Treble control


3 dB/step (dB)	TR3	TR2	TR2	TR0
12	1	1	1	1
12	1	0	1	0
0	0	1	1	0
–12	0	0	1	0
–12	0	0	0	0


TDA8425

#### Sequence of data transmission

After a power-on reset all five functions have to be adjusted with five data transmissions. It is recommended that data information for switch functions are transmitted last because all functions have to be adjusted when the muting is switched off. The sequence of transmission of other data information is not critical.

The order of data transmission is shown in Figures 4 and 6. The number of data transmissions is unrestricted but before each data byte the module address MAD and the correct subaddress SAD is required.





### TDA8425

### RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Supply voltage	V <sub>CC</sub>	0	16	V
Voltage range for pins with external capacitors	V <sub>cap</sub>	0	V <sub>CC</sub>	V
Voltage range for pins 11 and 12	V <sub>SDA, SCL</sub>	0	V <sub>CC</sub>	V
Voltage range at pins 1, 3, 9, 11, 12, 13, 18 and 20	V <sub>I/O</sub>	0	V <sub>CC</sub>	V
Output current at pins 9 and 13	I <sub>O</sub>	-	45	mA
Total power dissipation at T <sub>amb</sub> < 70 °C	P <sub>tot</sub>	-	450	mW
Operating ambient temperature range	T <sub>amb</sub>	0	70	°C
Storage temperature range	T <sub>stg</sub>	-25	+150	°C
Electrostatic handling, classification A <sup>(1)</sup>				

#### Note

1. Human body model: C = 100 pF, R = 1.5 k $\Omega$  and V  $\geq$  4 kV; charge device model: C = 200 pF, R = 0  $\Omega$  and V  $\geq$  500 V.

#### DC CHARACTERISTICS

 $V_{CC}$  = 12 V;  $T_{amb}$  = 25 °C; unless otherwise specified

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V <sub>CC</sub>	10.8	12.0	13.2	V
Supply current					
at $V_{CC} = 12 V$	I <sub>CC</sub>	-	26	35	mA
Internal reference voltage	V <sub>ref</sub>	5.4	$0.5 \times V_{CC}$	6.6	V
Internal voltage					
at pins 1, 3, 18 and 20					
DC voltage internally generated; capacitive coupling recommended	VI	_	V <sub>REF</sub>	_	v
Internal voltage					
at pins 9 and 13	Vo	-	V <sub>REF</sub>	-	V
SDA; SCL (pins 11 and 12)					
input voltage HIGH	VIH	3.0	-	V <sub>CC</sub>	V
input voltage LOW	VIL	-0.3	-	1.5	V
input current HIGH	I <sub>IH</sub>	-	_	+10	μA
input current LOW	IIL .	–10	_	-	μA
Output voltage at pins					
with external capacitors					
pins 6 to 8, 14 to 17, 19,	V <sub>cap.n</sub>	-	V <sub>REF</sub>	-	V
pin 2	V <sub>cap.2</sub>	_	V <sub>CC</sub> -0.3	-	V

# TDA8425

#### AC CHARACTERISTICS (1)

 $V_{CC}$  = 12 V; bass/treble in linear position; pseudo and spatial stereo off;  $R_L$  > 10 k $\Omega$ ;  $C_L$  < 1000 pF;  $T_{amb}$  = 25 °C; unless otherwise specified

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
I <sup>2</sup> C bus timing (see Fig.7)					
SDA, SCL (pin 11 and 12)					
Clock frequency range	f <sub>SCL</sub>	0	-	100	kHz
The HIGH period of the clock	t <sub>HIGH</sub>	4	-	-	μs
The LOW period of the clock	t <sub>LOW</sub>	4.7	-	-	μs
SCL rise time	tr	-	-	1	μs
SCL fall time	t <sub>f</sub>	-	-	0.3	μs
Set-up time for start condition	t <sub>SU; STA</sub>	4.7	-	-	μs
Hold time for start condition	t <sub>HD; STA</sub>	4	-	-	μs
Set-up time for stop condition	t <sub>su; sто</sub>	4.7	-	-	μs
Time bus must be free before					
a new transmission can start	t <sub>BUF</sub>	4.7	-	-	μs
Set-up time DATA	t <sub>SU; DAT</sub>	250	-	-	ns
INPUTS					
IN1 L (pin 18) IN1 R (pin 20);					
IN2 L (pin 1) IN2 R (pin 3)					
Input signal handling (RMS value)					
at V <sub>u</sub> = $-12$ dB; THD $\leq 0.5\%$	V <sub>i(rms)</sub>	2	-	_	V
Input resistance	Ri	20	30	40	kΩ
Frequency response (–0,5 dB)					
bass and treble in linear position;					
stereo mode; effects off	f	20	-	20 000	Hz
OUTPUTS					
OUT R (pin 9); OUT L (pin 13)					
Output voltage range (rms value)					
at THD $\leq$ 0.7%; V <sub>i(max)</sub> $\leq$ 2 V	V <sub>o(rms)</sub>	0.6	-	-	V
Load resistance	RL	10	-	-	kΩ
Output impedance	Zo	-	-	100	Ω
Signal plus noise-to-noise ratio (weighted					
according to CCIR 468-2); $V_0 = 600 \text{ mV}$					
gain = 6 dB	(S+N)/N	-	78	-	dB
gain = 0 dB	(S+N)/N	-	86	-	dB
gain = $\leq -20 \text{ dB}$	(S+N)/N	-	68	-	dB
Crosstalk between inputs at gain = 0 dB;					
1 kHz; opposite inputs grounded (50 $\Omega$ );					
IN1L (pin 18) to IN2L (pin1) or					
IN1R (pin 20) to IN2R (pin 3)	$\alpha_{cr}$	_	100	_	dB


PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Total harmonic distortion					
(f = 20 Hz to 12.5 kHz)					
for V <sub>i(rms)</sub> = 0.3 V; gain = +6 dB to -40 dB	THD	_	0.05	_	%
for V <sub>i(rms)</sub> = 0.6 V; gain = 0 dB to –40 dB	THD	_	0.07	0.4	%
for $V_{i(rms)} = 2.0 V$ ; gain = -12 dB to -40 dB	THD	_	0.1	_	%
Channel separation at 10 kHz					
gain = 0 dB	$\alpha_{cs}$	-	80	_	dB
Ripple rejection (gain = 0 dB;					
bass and treble in linear position) f <sub>ripple</sub> = 100 Hz	RR <sub>100</sub>	_	50	_	dB
Crosstalk attenuation from logic					
inputs to AF outputs (gain = 0 dB; bass and treble in linear position)	α	_	100	_	dB
VOLUME CONTROL					
For truth table see Table 6					
Control range at f = 1 kHz (36 steps)					
maximum voltage gain (6 dB step)	G <sub>max</sub>	5	6	_	dB
minimum voltage gain (–64 dB step)	G <sub>min</sub>	-63	-64	_	dB
mute position	G <sub>mute</sub>	-80	-90	_	dB
Gain tracking error; balance in mid-position Step resolution	G	-	-	2	dB
gain from 6 dB to –40 dB	G <sub>step</sub>	1.5	2.0	2.5	dB/step
gain from -42 dB to -64 dB	G <sub>step</sub>	1.0	2.0	3.0	dB/step
TREBLE CONTROL	Step		2.0	0.0	
For truth table see Table 8					
Control range					
for $C_{8-5}$ ; $C_{14-5} = 5.6 \text{ nF}$					
Maximum emphasis at 15 kHz with					
respect to linear position	G	11	12	13	dB
Maximum attenuation at 15 kHz with					
respect to linear position	G	11	12	13	dB
Resolution	G <sub>step</sub>	2.5	3.0	3.5	dB/step


### TDA8425

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
BASS CONTROL					
For truth table see Table 7					
Control range					
for C <sub>6-7</sub> ; C <sub>15-16</sub> = 33 nF					
Maximum emphasis at 40 Hz with					
respect to linear position	G	14	15	16	dB
Maximum attenuation at 40 Hz with					
respect to linear position	G	11	12	13	dB
Resolution	G <sub>step</sub>	2.5	3.0	3.5	dB/step
SPATIAL AND PSEUDO FUNCTION					
Spatial:					
Antiphase crosstalk	α	_	52	_	%
Pseudo:					
Phase shift (see Fig.8)					


#### Note to the AC characteristics


1. Balance is realized via software by different volume settings in both channels (left and right).








curve	pin 17 (nF)	pin 19 (nF)	effect	
1	15	15	normal	
2	5.6	47	intensified	
3	5.6	68	more intensified	


























gain is 0 dB; V\_i = 0.1 V; R\_{S9} = 600  $\Omega;$  R\_L = 10 k $\Omega;$  V\_{CC} = 12 V.


TDA8425


# Hi-fi stereo audio processor; I<sup>2</sup>C-bus





















### Product specification

# Hi-fi stereo audio processor; I<sup>2</sup>C-bus

#### PACKAGE OUTLINE

#### DIP20: plastic dual in-line package; 20 leads (300 mil)



#### Note

inches

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

0.13

0.020

0.17

0.068

0.051

0.021

0.015

0.014

0.009

OUTLINE	REFERENCES			EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT146-1			SC603			<del>-92-11-17-</del> 95-05-24

1.060

1.045

0.25

0.24

0.10

0.30

0.14

0.12

0.32

0.31

0.39

0.33

0.078

0.01

# SOT146-1

### TDA8425

#### SOLDERING

#### Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

#### Soldering by dipping or by wave

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact

with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ( $T_{stg\,max}$ ). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

#### **Repairing soldered joints**

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

#### DEFINITIONS

Data sheet status		
Objective specification	This data sheet contains target or goal specifications for product development.	
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.	
Product specification	This data sheet contains final product specifications.	
Limiting values		
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or		

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

#### Application information

Where application information is given, it is advisory and does not form part of the specification.

#### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

#### PURCHASE OF PHILIPS I<sup>2</sup>C COMPONENTS



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.