# **3.3V / 5V 1:5 Differential ECL/PECL/HSTL Clock Driver**

The MC100EP14 is a low skew 1–to–5 differential driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The ECL/PECL input signals can be either differential or single–ended (if the  $V_{BB}$  output is used). HSTL inputs can be used when the LVEP14 is operating under PECL conditions.

The EP14 specifically guarantees low output-to-output skew. Optimal design, layout, and processing minimize skew within a device and from device to device.

To ensure that the tight skew specification is realized, both sides of any differential output need to be terminated even if only one output is being used. If an output pair is unused, both outputs may be left open (unterminated) without affecting skew.

The common enable  $(\overline{\text{EN}})$  is synchronous, outputs are enabled/ disabled in the LOW state. This avoids a runt clock pulse when the device is enabled/disabled as can happen with an asynchronous control. The internal flip flop is clocked on the falling edge of the input clock, therefore all associated specification limits are referenced to the negative edge of the clock input.

The MC100EP14, as with most other ECL devices, can be operated from a positive  $V_{CC}$  supply in PECL mode. This allows the EP14 to be used for high performance clock distribution in 5.0 V systems. Designers can take advantage of the EP14's performance to distribute low skew clocks across the backplane or the board.

- 400 ps Typical Propagation Delay
- 100 ps Device-to-Device Skew
- 25 ps Within Device Skew
- Maximum Frequency > 2 GHz Typical
- The 100 Series Contains Temperature Compensation
- PECL and HSTL Mode: V<sub>CC</sub> = 3.0 V to 5.5 V with V<sub>EE</sub> = 0 V
- NECL Mode:
  - $V_{CC} = 0$  V with  $V_{EE} = -3.0$  V to -5.5 V
- Open Input Default State
- These are Pb–Free Devices



### **ON Semiconductor®**

http://onsemi.com



TSSOP-20 DT SUFFIX CASE 948E

### **MARKING DIAGRAM\***

n


\*For additional marking information, refer to Application Note AND8002/D.

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

Semiconductor Components Industries, LLC, 2004 June, 2004 – Rev. 3

<sup>\*</sup>For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



Warning: All  $V_{CC}$  and  $V_{EE}$  pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. TSSOP-20 (Top View) and Logic Diagram

#### Table 1. PIN DESCRIPTION

Pin	Function
CLK0*, CLK0**	ECL/PECL/HSTL CLK Input
CLK1*, CLK1**	ECL/PECL/HSTL CLK Input
Q0:4, Q0:4	ECL/PECL Outputs
CLK_SEL*	ECL/PECL Active Clock Select Input
ĒN*	ECL Sync Enable
V <sub>BB</sub>	Reference Voltage Output
V <sub>CC</sub>	Positive Supply
V <sub>EE</sub>	Negative Supply

\*Pins will default low when left open. \*\*\*Pins will default to  $V_{CC}\!/2$  when left open.

### **Table 2. FUNCTION TABLE**

CLK0	CLK1	CLK_SEL	EN	Q
L	Х	L	L	L
Н	Х	L	L	Н
Х	L	Н	L	L
Х	Н	Н	L	н
Х	Х	Х	Н	L*

On next negative transition of CLK0 or CLK1

### Table 3. ATTRIBUTES

Characterist	ics	Value
Internal Input Pulldown Resistor		75 kΩ
Internal Input Pullup Resistor		37.5 kΩ
ESD Protection	Human Body Model Machine Model Charged Device Model	> 2 kV > 100 V > 2 kV
Moisture Sensitivity, Indefinite Time O	ut of Drypack (Note 1)	Level 1
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V–0 @ 0.125 in
Transistor Count		357
Meets or exceeds JEDEC Spec EIA/J	ESD78 IC Latchup Test	

1. For additional information, see Application Note AND8003/D.

### Table 4. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	PECL Mode Power Supply	$V_{EE} = 0 V$		6	V
$V_{EE}$	NECL Mode Power Supply	$V_{CC} = 0 V$		-6	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V <sub>EE</sub> = 0 V V <sub>CC</sub> = 0 V	$\begin{array}{c} V_{I} \leq V_{CC} \\ V_{I} \geq V_{EE} \end{array}$	6 -6	V V
l <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source			± 0.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	TSSOP-20 TSSOP-20	140 100	°C/W °C/W
$\theta_{\text{JC}}$	Thermal Resistance (Junction-to-Case)	Standard Board	TSSOP-20	23 to 41	°C/W
T <sub>sol</sub>	Wave Solder	<2 to 3 sec @ 248°C		265	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

				–40°C		25°C			85°C			
Symbol	Characteristic		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		45	55	65	48	58	68	52	62	72	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 3)		2155	2280	2405	2155	2280	2405	2155	2280	2405	mV
V <sub>OL</sub>	Output LOW Voltage (Note 3)		1355	1480	1605	1355	1480	1605	1355	1480	1605	mV
V <sub>IH</sub>	Input HIGH Voltage (Single–Ended)		2075		2420	2075		2420	2075		2420	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)		1355		1675	1355		1675	1355		1675	mV
$V_{BB}$	Output Voltage Reference		1775	1875	1975	1775	1875	1975	1775	1875	1975	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 4)		1.2		3.3	1.2		3.3	1.2		3.3	V
I <sub>IH</sub>	Input HIGH Current				150			150			150	μΑ
IIL	Input LOW Current		0.5 -150			0.5 -150			0.5 -150			μΑ

#### Table 5. 100EP DC CHARACTERISTICS, PECL $V_{CC} = 3.3 \text{ V}, V_{EE} = 0 \text{ V}$ (Note 2)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

2. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +0.3 V to –2.2 V.

3. All loading with 50  $\Omega$  to V\_{CC} – 2.0 V.

4. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

				–40°C			25°C			85°C		
Symbol	Characteristic	Mi	n	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	4	5	55	65	48	58	68	52	62	72	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 6)	38	55	3980	4105	3855	3980	4105	3855	3980	4105	mV
V <sub>OL</sub>	Output LOW Voltage (Note 6)	30	55	3180	3305	3055	3180	3305	3055	3180	3305	mV
V <sub>IH</sub>	Input HIGH Voltage (Single–Ended)	37	75		4120	3775		4120	3775		4120	mV
V <sub>IL</sub>	Input LOW Voltage (Single–Ended)	30	55		3375	3055		3375	3055		3375	mV
V <sub>BB</sub>	Output Voltage Reference	34	75	3575	3675	3475	3575	3675	3475	3575	3675	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 7)	1.	2		5.0	1.2		5.0	1.2		5.0	V
I <sub>IH</sub>	Input HIGH Current				150			150			150	μΑ
I <sub>IL</sub>		0 0. 0 -1	-			0.5 -150			0.5 -150			μΑ

#### Table 6. 100EP DC CHARACTERISTICS, PECL $V_{CC} = 5.0 \text{ V}, V_{EE} = 0 \text{ V}$ (Note 5)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

5. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +2.0 V to –0.5 V.

6. All loading with 50  $\Omega$  to V<sub>CC</sub> – 2.0 V.

7. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

			–40°C		25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	45	55	65	48	58	68	52	62	72	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 9)	-1145	-1020	-895	-1145	-1020	-895	-1145	-1020	-895	mV
V <sub>OL</sub>	Output LOW Voltage (Note 9)	-1945	-1820	-1695	-1945	-1820	-1695	-1945	-1820	-1695	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	-1225		-880	-1225		-880	-1225		-880	mV
VIL	Input LOW Voltage (Single-Ended)	-1945		-1625	-1945		-1625	-1945		-1625	mV
$V_{BB}$	Output Reference Voltage	-1525	-1425	-1325	-1525	-1425	-1325	-1525	-1425	-1325	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 10)	V <sub>EE</sub>	+1.2	0.0	V <sub>EE</sub>	+1.2	0.0	V <sub>EE</sub>	+1.2	0.0	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
IIL	Input LOW Current CLK CLK	0.5 -150			0.5 -150			0.5 –150			μΑ

#### Table 7. 100EP DC CHARACTERISTICS, NECL $V_{CC} = 0 V$ ; $V_{FF} = -5.5 V$ to -3.0 V (Note 8)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

8. Input and output parameters vary 1:1 with  $V_{CC}$ .

9. All loading with 50  $\Omega$  to V<sub>CC</sub> – 2.0 V. 10. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

			–40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V <sub>OPP</sub>	Output Voltage Amplitude @ 2 GHz (See Figure 2)	440	540		420	520		380	480		GHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay to Output Differential	275	330	400	275	375	450	280	380	480	ps
t <sub>skew</sub>	Within–Device Skew Device–to–Device Skew (Note 12)		25 100	35 125		30 150	45 175		40 175	50 200	ps
t <sub>s</sub> t <sub>h</sub>	Setup Time to CLK      EN to CLK        Hold Time      EN to CLK	100 200	50 140		100 200	50 140		100 200	50 140		ps
<sup>t</sup> JITTER	Cycle-to-Cycle Jitter (See Figure 2. F <sub>max</sub> /JITTER)		0.2	< 1		0.2	< 1		0.2	< 1	ps
V <sub>PP</sub>	Minimum Input Swing	150	800	1200	150	800	1200	150	800	1200	mV
t <sub>r</sub> /t <sub>f</sub>	Output Rise/Fall Time (20%-80%)	105	155	205	145	200	270	150	225	300	ps

#### Table 8. AC CHARACTERISTICS $V_{CC} = 0 V$ ; $V_{EE} = -3.0 V$ to -5.5 V or $V_{CC} = 3.0 V$ to 5.5 V; $V_{EE} = 0 V$ (Note 11)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

11. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50  $\Omega$  to V<sub>CC</sub> – 2.0 V.

12. Skew is measured between outputs under identical transitions.




Figure 2. F<sub>max</sub>/Jitter




Figure 3. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D – Termination of ECL Logic Devices.)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>		
MC100EP14DT	TSSOP-20	75 Units / Rail		
MC100EP14DTR2	TSSOP-20	2500 / Tape & Rail		


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

### **Resource Reference of Application Notes**

AN1405/D	-	ECL Clock Distribution Techniques
AN1406/D	-	Designing with PECL (ECL at +5.0 V)
AN1503/D	-	ECLinPS <sup>™</sup> I/O SPiCE Modeling Kit
AN1504/D	-	Metastability and the ECLinPS Family
AN1568/D	-	Interfacing Between LVDS and ECL
AN1642/D	-	The ECL Translator Guide
AND8001/D	_	Odd Number Counters Design
AND8002/D	-	Marking and Date Codes
AND8020/D	-	Termination of ECL Logic Devices
AND8066/D	_	Interfacing with ECLinPS
AND8090/D	_	AC Characteristics of ECL Devices

#### PACKAGE DIMENSIONS

#### TSSOP-20 DT SUFFIX PLASTIC TSSOP PACKAGE CASE 948E-02 ISSUE B



#### NOTES:

-W–

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION:
- MILLIMETER.
- DIMENSION A DOES NOT INCLUDE 3. MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE
- DIMENSION B DOES NOT INCLUDE 4 INTERLEAD FLASH OR PROTRUSION. SHALL NOT EXCEED 0.25 (0.010) PER SIDE
- DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL
- CONDITION. TERMINAL NUMBERS ARE SHOWN FOR 6.
- REFERENCE ONLY. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-. 7.

	MILLIN	IETERS	INC	HES		
DIM	MIN	MAX	MIN	MAX		
A	6.40	6.60	0.252	0.260		
В	4.30	4.50	0.169	0.177		
С		1.20		0.047		
D	0.05	0.15	0.002	0.006		
F	0.50	0.75	0.020	0.030		
G	0.65	BSC	0.026 BSC			
Н	0.27	0.37	0.011	0.015		
J	0.09	0.20	0.004	0.008		
J1	0.09	0.16	0.004	0.006		
K	0.19	0.30	0.007	0.012		
K1	0.19	0.25	0.007	0.010		
L	6.40			BSC		
М	0°	8°	0 °	8°		

ECLinPS is a trademark of Semiconductor Components INdustries, LLC (SCILLC).

ON Semiconductor and in the registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative