# **5V ECL Dual 1:3 Fanout Buffer**

The MC100EL13 is a dual, fully differential 1:3 fanout buffer. The Low Output-Output Skew of the device makes it ideal for distributing two different frequency synchronous signals.

The differential inputs have special circuitry which ensures device stability under open input conditions. When both differential inputs are left open the D input will pull down to  $V_{EE}$ , The  $\overline{D}$  input will bias around  $V_{CC}/2$  and the Q output will go LOW.

- 500 ps Typical Propagation Delays
- 50 ps Output-Output Skews
- The 100 Series Contains Temperature Compensation
- PECL Mode Operating Range:  $V_{CC} = 4.2 \text{ V}$  to 5.7 V with  $V_{EE} = 0 \text{ V}$
- NECL Mode Operating Range:  $V_{CC} = 0 \text{ V}$  with  $V_{EE} = -4.2 \text{ V}$  to -5.7 V
- Internal Input Pulldown Resistors
- Q Output will Default LOW with Inputs Open or at VEE
- Internal Input Pull-down Resistors on All Inputs, Pull-up Resistors on Inverted Inputs



## ON Semiconductor®

http://onsemi.com

## MARKING DIAGRAM\*





A = Assembly Location

WL = Wafer Lot

YY = Year

WW = Work Week

#### ORDERING INFORMATION†

Device	Package	Shipping
MC100EL13DW	SO-20L	38 Units/Rail
MC100EL13DWR2	SO-20L	1000 / Tape & Reel


<sup>†</sup>For additional tape and reel information, refer to Brochure BRD8011/D.

<sup>\*</sup>For additional marking information, refer to Application Note AND8002/D.

## **ATTRIBUTES**

Characterist	Value			
Internal Input Pulldown Resistor	75 +ΚΩ			
Internal Input Pullup Resistor		75 ΚΩ		
ESD Protection	Human Body Model Machine Model Charge Device Model	> 2 KV > 200 V > 4 KV		
Moisture Sensitivity (Note 1)		Level 1		
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in		
Transistor Count	143 Devices			
Meets or Exceeds JEDEC Spec EIA/J	IESD78 IC Latchup Test			

<sup>1.</sup> For additional Moisture Sensitivity information, refer to Application Note AND8003/D.



 $<sup>\</sup>overline{\text{Q0a}}$  Q0a V<sub>CC</sub> CLKa  $\overline{\text{CLKa}}$  CLKb  $\overline{\text{CLKb}}$  V<sub>CC</sub>  $\overline{\text{Q0b}}$  Q0b

Warning: All  $V_{CC}$  and  $V_{EE}$  pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. Logic Diagram and Pinout: Assignment

## **PIN DESCRIPTION**

PIN	FUNCTION
Qna, Qna	ECL Differential Clock Outputs
Qnb, Qnb	ECL Differential Clock Outputs
CLKn, CLKn	ECL Differential Clock Inputs
V <sub>CC</sub>	Positive Supply
VEE	Negative Supply

## MAXIMUM RATINGS (Note 1)

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
V <sub>CC</sub>	PECL Mode Power Supply	V <sub>EE</sub> = 0 V		8	V
V <sub>EE</sub>	NECL Mode Power Supply	$V_{CC} = 0 V$		-8	V
VI	PECL Mode Input Voltage	V <sub>EE</sub> = 0 V	$V_{I} \leq V_{CC}$	6	V
	NECL Mode Input Voltage	$V_{CC} = 0 V$	$V_I \ge V_{EE}$	-6	V
I <sub>out</sub>	Output Current	Continuous		50	mA
		Surge		100	mA
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source			± 0.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 LFPM	SO-20L	90	°C/W
		500 LFPM	SO-20L	60	°C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction-to-Case)	Standard Board	SO-20L	30 to 35	°C/W
T <sub>sol</sub>	Wave Solder	< 2 to 3 sec @ 248°C		265	°C

Maximum Ratings are those values beyond which device damage may occur.

 $<sup>^{\</sup>ast}$  All  $V_{CC}$  pins are tied together on the die.

## 100EL SERIES PECL DC CHARACTERISTICS V<sub>CC</sub> = 5.0 V; V<sub>EE</sub> = 0.0 V (Note 2)

		-40 °C			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		30	38		30	38		32	40	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 3)	3915	3995	4120	3975	4045	4120	3975	4050	4120	mV
V <sub>OL</sub>	Output LOW Voltage (Note 3)	3170	3305	3445	3190	3295	3380	3190	3295	3380	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	3835		4120	3835		4120	3835		4120	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	3190		3525	3190		3525	3190		3525	mV
$V_{BB}$	Output Voltage Reference	3.62		3.74	3.62		3.74	3.62		3.74	V
V <sub>IHCMR</sub>		1.3 1.5		4.6 4.6	1.2 1.4		4.6 4.6	1.2 1.4		4.6 4.6	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current	0.5			0.5			0.5			μΑ

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.
 Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +0.8 V / -0.5 V.
 Outputs are terminated through a 50 Ω resistor to V<sub>CC</sub> - 2.0 V.
 V<sub>HCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

- input signal.

## 100EL SERIES NECL DC CHARACTERISTICS $V_{CC} = 0.0 \text{ V}$ ; $V_{EE} = -5.0 \text{ V}$ (Note 5)


			-40 °C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		30	38		30	38		32	40	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 6)	- 1085	- 1005	- 880	- 1025	- 955	- 880	- 1025	- 955	- 880	mV
V <sub>OL</sub>	Output LOW Voltage (Note 6)	- 1830	- 1695	- 1555	- 1810	- 1705	- 1620	- 1810	- 1705	- 1620	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	- 1165		- 880	- 1165		- 880	- 1165		- 880	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	- 1810		- 1475	- 1810		- 1475	- 1810		- 1475	mV
$V_{BB}$	Output Voltage Reference	- 1.38		- 1.26	- 1.38		- 1.26	- 1.38		- 1.26	V
V <sub>IHCMR</sub>	Common Mode Range (Differential) (Note 7) $V_{PP} < 500 \text{ mV}$ $V_{PP} \ge 500 \text{ mV}$	- 3.7 - 3.5		- 0.4 - 0.4	- 3.8 - 3.6		- 0.4 - 0.4	- 3.8 - 3.6		- 0.4 - 0.4	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current	0.5			0.5			0.5			μΑ

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.
5. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +0.8 V / -0.5 V.
6. Outputs are terminated through a 50 Ω resistor to V<sub>CC</sub> - 2.0 V.
7. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

AC CHARACTERISTICS  $V_{CC} = 5.0 \text{ V}; V_{EE} = 0.0 \text{ V}$  or  $V_{CC} = 0.0 \text{ V}; V_{EE} = -5.0 \text{ V}$  (Note 8)

		-40 °C		25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>max</sub>	Maximum Toggle Frequency		TBD			TBD			TBD		GHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CLK→Q/Q	410		600	430		620	450		640	ps
t <sub>sk(O)</sub>	Output-Output Skew Any Qa→Qa, Any Qb→Qb Any Qa→Any Qb			50 75			50 75			50 75	ps
t <sub>sk(DC)</sub>	Duty Cycle Skew  tplh-tphl			50			50			50	ps
t <sub>JITTER</sub>	Cycle-to-Cycle Jitter		TBD			TBD			TBD		ps
V <sub>PP</sub>	Input Swing (Note 9)	150		1000	150		1000	150		1000	mV
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times Q (20% - 80%)	230		500	230		500	230		500	ps

<sup>8.</sup> V<sub>EE</sub> can vary +0.8 V / -0.5 V.
9. V<sub>PP</sub>min is minimum input swing for which AC parameters guaranteed. The device has a DC gain of ≈40.



Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020 - Termination of ECL Logic Devices.)

## **Resource Reference of Application Notes**

AN1404 - ECLinPS Circuit Performance at Non-Standard V<sub>IH</sub> Levels

AN1405 - ECL Clock Distribution Techniques

AN1406 - Designing with PECL (ECL at +5.0 V)

AN1503 - ECLinPS I/O SPICE Modeling Kit

AN1504 - Metastability and the ECLinPS Family

AN1560 - Low Voltage ECLinPS SPICE Modeling Kit

AN1568 - Interfacing Between LVDS and ECL

AN1596 - ECLinPS Lite Translator ELT Family SPICE I/O Model Kit

AN1650 - Using Wire-OR Ties in ECLinPS Designs

AND8001 - The ECL Translator Guide

AND8001 - Odd Number Counters Design


AND8002 - Marking and Date Codes

AND8020 - Termination of ECL Logic Devices

AND8090 - AC Characteristics of ECL Devices

#### PACKAGE DIMENSIONS

## **SO-20L DW SUFFIX** PLASTIC SOIC PACKAGE CASE 751D-05 ISSUE F



#### NOTES:

- DIMENSIONS ARE IN MILLIMETERS.
  INTERPRET DIMENSIONS AND TOLERANCES
  PER ASME Y14.5M, 1994.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS								
DIM	MIN	MAX							
Α	2.35	2.65							
A1	0.10	0.25							
В	0.35	0.49							
С	0.23	0.32							
D	12.65	12.95							
Е	7.40	7.60							
е	1.27	BSC							
Н	10.05	10.55							
h	0.25	0.75							
L	0.50	0.90							
θ	0 °	7 °							

ON Semiconductor and War registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

## Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.