► LMX2335L/LMX2336L
PLLatinum[™] Low Power Dual Frequency Synthesizer for

RF Personal Communications

LMX2335L 1.1 GHz/1.1 GHz LMX2336L 2.0 GHz/1.1 GHz

General Description

The LMX2335L and LMX2336L are monolithic, integrated dual frequency synthesizers, including two high frequency prescalers, and are designed for applications requiring two RF phase-lock loops. They are fabricated using National's 0.5 μ ABiC V silicon BiCMOS process.

The LMX2335L/36L contains two dual modulus prescalers. A 64/65 or a 128/129 prescaler can be selected for each RF synthesizer. A second reference divider chain is included in the IC for improved system noise. The LMX2335L/36L combined with a high quality reference oscillator, two loop filters, and two external voltage controlled oscillators generates very stable low noise RF local oscillator signals.

Serial data is transferred into the LMX2335L/36L via a three wire interface (Data, Enable, Clock). Supply voltage can range from 2.7V to 5.5V. The LMX2335L/36L feature very low current consumption; LMX2335L 4.0 mA at 5V, LMX2336L 5.5 mA at 5V. The LMX2335L is available in SO, TSSOP and CSP 16-pin surface mount plastic packages. The LMX2336L is available in a TSSOP 20-pin and CSP 24-pin surface mount plastic package.

Features

- Ultra low current consumption
- 2.7V to 5.5V operation
- Selectable synchronous and asynchronous powerdown mode:
 - I_{CC} = 1 μ A (typ)
- Dual modulus prescaler: 64/65 or 128/129
- Selectable charge pump TRI-STATE[®] mode
- Selectable charge pump current levels
- Selectable Fastlock[™] mode
- Upgrade and compatible to LMX2335/36
- Small-outline, plastic, surface mount TSSOP package
- LMX2336 available in CSP package

Applications

- Cellular telephone systems (AMPS, ETACS, RCR-27)
- Cordless telephone systems (DECT, ISM , PHS, CT-1+)
- Personal Communication Systems (DCS-1800, PCN-1900)
- Dual Mode PCS phones
- Cable TV Tuners (CATV)
- Other wireless communication systems


Functional Block Diagram 18-BIT RF: RF 2 N COUNTER CHARGE HAS сом PUMF RF2 LD 15-BIT RF2 R COUNTER four/ .ock F_LD OSC Detect osc Eastlock OSC. IUX RF 1 LD 15-BIT RF R COUNTER CHARGE PUMP PHA: COM RF 1 18-BIT RF rescale N COUNTER CLOCK 22-BI1 FASTLOCK DATA DATA REGISTER I F DS012807-1 TRI-STATE[®] is a registered trademark of National Semiconductor Corporation. Fastlock[™], MICROWIRE[™] and PLLatinum[™] are trademarks of National Semiconductor Corporation.

© 1999 National Semiconductor Corporation DS012807

www.national.com

LMX2335L/LMX2336L PLLatinum Low Power Dual Frequency Synthesizer for RF Persona Communications


National Semiconductor



Pin Descriptions

Pin No.	Pin No.	Pin No.	Pin No.	Pin	I/O	Description
2336LTM	2336LSLB	2335LTM	2335LSLB	Name		
1	24	1	16	V _{cc} 1		Power supply voltage input for RF1 analog and RF1 digital circuits. Input may range from 2.7V to 5.5V. V_{CC} 1 must equal V_{CC} 2. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.
2	2	2	1	V _p 1		Power supply for RF1 charge pump. Must be $\geq V_{CC}$.
3	3	3	2	D _o 1	0	RF1 charge pump output. For connection to a loop filter for driving the input of an external VCO.
4	4	4	3	GND		LMX2335L: Ground for RF1 analog and RF1 digital circuits. LMX2336L: Ground for RF digital circuits.
5	5	5	4	f _{IN} 1	I	RF1 prescaler input. Small signal input from the VCO.
6	6	Х	Х	/f _{IN} 1	I	RF1 prescaler complementary input. A bypass capacitor should be placed as close as possible to this pin and be connected directly to the ground plane. Capacitor is optional with loss of some sensitivity.
7	7	Х	Х	GND		Ground for RF1 analog circuitry.

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	
101187 $F_{o}LD$ OMultiplexed output of the programmable of lock detect signals and Fastlock mode. Cl <i>Programmable Modes).</i> 111298ClockIHigh impedance CMOS Clock input. Data is clocked in on the rising edge, into the 21214109DataIBinary serial data input. Data entered MS are the control bits. High impedance CMOS input data stored in the shift registers is loaded appropriate latches (control bit dependent 1416XXGNDGround for RF2 analog circuitry.1517XX/f_IN2I16181211f_IN 2I17191312GNDLMX233SL: Ground for RF2 analog, RF218201413D_o 2ORF2 charge pump output. For connection driving the input of an external VCO.19221514V_p2Power supply for RF2 charge pump. Must20231615V _{CC} 2Power supply voltage input for RF2 analog	
Image: Second	
Image: 1214109DataIBinary serial data input. Data entered MS are the control bits. High impedance CMOS input data stored in the shift registers is loaded appropriate latches (control bit dependent data stored in the shift registers is loaded appropriate latches (control bit dependent data stored in the shift registers is loaded appropriate latches (control bit dependent data stored in the shift registers is loaded appropriate latches (control bit dependent data stored in the shift registers is loaded appropriate latches (control bit dependent data stored in the shift registers is loaded appropriate latches (control bit dependent data stored in the shift registers is loaded appropriate latches (control bit dependent data stored in the shift registers is loaded appropriate latches (control bit dependent data stored in the shift registers is loaded appropriate latches (control bit dependent data stored in the shift registers is loaded appropriate latches (control bit dependent data stored in the shift registers is loaded appropriate latches (control bit dependent data stored in the shift registers is loaded appropriate latches (control bit dependent data stored in the shift registers is loaded appropriate latches (control bit dependent data stored in the shift registers is loaded appropriate latches (control bit dependent data stored in the shift registers is loaded appropriate latches (control bit dependent data stored in the shift registers is loaded appropriate latches (control bit dependent data stored in the shift registers is loaded appropriate latches (control bit dependent data stored in the shift registers data stored in the shift registers is loaded appropriate latches (control bit dependent data stored in the shift registers data stored in the shift registers data stored data stored in the shift registers data stored data store	
13151110LEILoad enable high impedance CMOS input data stored in the shift registers is loaded appropriate latches (control bit dependent1416XXGNDGround for RF2 analog circuitry.1517XX/ft _{IN} 2IRF2 prescaler complementary input. A by be placed as close as possible to this pin directly to the ground plane. Capacitor is some sensitivity.16181211 f_{IN} 2IRF2 prescaler input. Small signal input from directly to the ground plane. Capacitor is some sensitivity.17191312GNDLMX2335L: Ground for RF2 analog, RF2 FoLD and Oscillator circuits. LMX2336L: CMICROWIRE, FoLD and oscillator circuits.18201413Do 2ORF2 charge pump output. For connection driving the input of an external VCO.19221514 V_p2 Power supply for RF2 charge pump. Must20231615 $V_{Cc}2$ Power supply voltage input for RF2 analog	
Image: constraint of the synthesis is constraint.16181211f_{IN} 2IRF2 prescaler input. Small signal input from synthesis is constraint.16181211f_{IN} 2IRF2 prescaler input. Small signal input from synthesis is constraint.17191312GNDLMX2335L: Ground for RF2 analog, RF2 F_0 D and Oscillator circuits.18201413D_0 2ORF2 charge pump output. For connection driving the input of an external VCO.19221514V_p2Power supply for RF2 charge pump. Must 2020231615V_{Cc}2Power supply voltage input for RF2 analog	
1517XX $/f_{IN}2$ IRF2 prescaler complementary input. A by be placed as close as possible to this pin directly to the ground plane. Capacitor is some sensitivity.16181211 $f_{IN}2$ IRF2 prescaler input. Small signal input fro Joint 200017191312GNDLMX2335L: Ground for RF2 analog, RF2 FoLD and Oscillator circuits. LMX2336L: OMICROWIRE, FoLD and Oscillator circuits.18201413Do 2ORF2 charge pump output. For connection driving the input of an external VCO.19221514 V_p2 Power supply for RF2 charge pump. Must20231615 $V_{Cc}2$ Power supply voltage input for RF2 analog	into one of the 4
Image: Normal standard	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	and be connected
Image: Constraint of the state of the st	om the VCO.
Image: constraint of a constraint of an external VCO. 19 22 15 14 Vp2 Power supply for RF2 charge pump. Must 20 23 16 15 Vcc2 Power supply voltage input for RF2 analo	Ground for IF digital,
20 23 16 15 V _{CC} 2 Power supply voltage input for RF2 analo	to a loop filter for
	be $\geq V_{CC}$.
2.7V to 5.5V. V_{CC} 2 must equal V_{CC} 1. Byp be placed as close as possible to this pin directly to the ground plane.	Input may range from ass capacitors should
X 1, 9, 13, X X NC No connect.	



Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Power Supply Voltage	
V _{cc}	-0.3V to +6.5V
VP	-0.3V to +6.5V
Voltage on Any Pin	
with $GND = 0V (V_1)$	–0.3V to V _{CC} +0.3V
Storage Temperature Range (T _S)	-65°C to +150°C
Lead Temperature (solder 4 sec.) (T_L)	+260°C

Recommended Operating Conditions

Power Supply Voltage

Operating Temperature (T_A)

 V_P

2.7V to 5.5V
V _{CC} to +5.5V
-40°C to +85°C

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

Note 2: This device is a high performance RF integrated circuit with an ESD rating <2 keV and is ESD sensitive. Handling and assembly of this device should only be done at ESD protected work stations.

Electrical Characteristics

 V_{CC} = 5.0V, V_{P} = 5.0V; T_{A} = 25°C, except as specified


Symbol	Para	meter	Conditions		Value		Units
				Min	Тур	Max	
I _{cc}	Power Supply	LMX2335L	V _{CC} = 2.7V to 5.5V		4.0	5.2	mA
	Current	RF1 and RF2					
I _{cc}		LMX2335L RF1 only]		2.0	2.6	mA
I _{cc}		LMX2336L]		5.5	7	mA
		RF1 and RF2					
		LMX2336L RF1 only]		3.3	4.3	mA
f _{IN} 1	Operating	LMX2335L		0.100		1.1	GHz
f _{IN} 2	Frequency			0.050		1.1	GHz
f _{IN} 1		LMX2336L	1	0.200		2.0	GHz
f _{IN} 2				0.050		1.1	GHz
I _{CC-PWDN}	Powerdown Current	LMX2335L/2336L	$V_{CC} = 5.5V$		1	10	μA
fosc	Oscillator Frequency		With resonator load on OSC _{out}	5		20	MHz
f _{osc}			No load on OSC _{out}	5		40	MHz
f _o	Maximum Phase Det	ector Frequency			10		MHz
Pf _{IN}	RF Input Sensitivity		V _{CC} = 3.0V, f > 100 MHz	-15		0	dBm
Pf _{IN}			V _{CC} = 5.0V, f > 100 MHz	-10		0	1
V _{osc}	Oscillator Sensitivity		OSC _{in}	0.5			V _{PP}
VIH	High-Level Input Volt	age	(Note 4)	0.8 V _{CC}			V
VII	Low-Level Input Volta	ige	(Note 4)			0.2 V _{CC}	V
I _{IH}	High-Level Input Curr	ent	$V_{IH} = V_{CC} = 5.5V$ (Note 4)	-1.0		1.0	μA
I _{IL}	Low-Level Input Curr	ent	$V_{IL} = 0V, V_{CC} = 5.5V$ (Note 4)	-1.0		1.0	μA
	Oscillator Input Curre	nt	$V_{IH} = V_{CC} = 5.5V$			100	μA
I _{II}	Oscillator Input Curre	nt	$V_{IL} = 0V, V_{CC} = 5.5V$	-100			μA
ID0-SOURCE	Charge Pump Output	Current	$V_{Do} = V_P/2$, $I_{CPo} = LOW$ (Note 3)		-1.25		mA
I _{Do-SINK}			$V_{Do} = V_P/2$, $I_{CPo} = LOW$ (Note 3)		1.25		mA
I _{Do-SOURCE}			$V_{Do} = V_P/2$, $I_{CPo} = HIGH$ (Note 3)		-4.25		mA
I _{Do-SINK}			$V_{Do} = V_P/2$, $I_{CPo} = HIGH$ (Note 3)		4.25		mA
I _{Do-TRI}	Charge Pump		$0.5V \le V_{Do} \le V_{CC} - 0.5V$	-5.0		5.0	nA
	TRI-STATE Current		T = 25°C				
V _{он}	High-Level Output Vo	ltage	I _{OH} = -500 μA	V _{CC} - 0.4			V
V _{OL}	Low-Level Output Vo	tage	I _{OL} = 500 μA			0.4	V


Electrical Characteristics (Continued)


Symbol	Parameter	Conditions		Value		Units
			Min	Тур	Max	1
t _{cs}	Data to Clock Set Up Time	See Data Input Timing	50			ns
t _{сн}	Data to Clock Hold Time	See Data Input Timing	10			ns
t _{сwн}	Clock Pulse Width High	See Data Input Timing	50			ns
t _{CWL}	Clock Pulse Width Low	See Data Input Timing	50			ns
t _{es}	Clock to Load Enable Set Up Time	See Data Input Timing	50			ns
t _{EW}	Load Enable Pulse Width	See Data Input Timing	50			ns

Note 3: See PROGRAMMABLE MODES for I_{CPo} description.


Note 4: Clock, Data and LE does not include f_{IN}1, f_{IN}2 and OSC_{in}.







8




9

Functional Description

.


The simplified block diagram below shows the 22-bit data register, two 15-bit R Counters and two 18-bit N Counters (intermediate latches are not shown). The data stream is clocked (on the rising edge of Clock) into the DATA register, MSB first. The data stored in the shift register is loaded into one of the 4 appropriate latches on the rising edge of LE. The last two bits are the Control Bits. The DATA is transferred into the counters as follows:

Contro	ol Bits	DATA Location
C1	C2	
0	0	RF2 R Counter
0	1	RF1 R Counter
1	0	RF2 N Counter
1	1	RF1 N Counter



PROGRAMMABLE REFERENCE DIVIDERS (RF1 AND RF2 R COUNTERS)

If the Control Bits are 00 or 01 (00 for RF2 and 01 for RF1) data is transferred from the 22-bit shift register into a latch which sets the 15-bit R Counter. Serial data format is shown below.



15-BIT PROGRAMMABLE REFERENCE DIVIDER RATIO (R COUNTER)

Divide	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Ratio	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
3	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
32767	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Notes:


Divide ratios less than 3 are prohibited. Divide ratio: 3 to 32767

R1 to R15. These bits select the divide ratio of the programmable reference divider. Data is shifted in MSB first.

Functional Description (Continued)

PROGRAMMABLE DIVIDER (N COUNTER)

Each N counter consists of the 7-bit swallow counter (A counter) and the 11-bit programmable counter (B counter). If the Control Bits are 10 or 11 (10 for RF2 counter and 11 for RF1 counter) data is transferred from the 20-bit shift register into a 7-bit latch (which sets the Swallow (A) Counter) and an 11-bit latch (which sets the 11-bit programmable (B) Counter), MSB first. Serial data format is shown below.



7-BIT SWALLOW COUNTER DIVIDE RATIO (A COUNTER)

Divide	Ν	Ν	Ν	Ν	Ν	Ν	Ν
Ratio	7	6	5	4	3	2	1
Α							
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•	•	•	•	•	•	•	•
127	1	1	1	1	1	1	1
Notes: Divide rat	tio: 0	to 12	.7				



11-BIT PROGRAMMABLE COUNTER DIVIDE RATIO (B COUNTER)

Divide Ratio B	N 18	N 17	N 16	N 15	N 14	N 13	N 12	N 11	N 10	N 9	N 8
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	٠	•	•	•	٠
2047	1	1	1	1	1	1	1	1	1	1	1

Note: Divide ratio: 3 to 2047 (Divide ratios less than 3 are prohibited)

PULSE SWALLOW FUNCTION

 $f_{VCO} = [(P \times B) + A] \times f_{OSC}/R$

- $f_{VCO}:~$ Output frequency of external voltage controlled oscillator (VCO)
- B: Preset divide ratio of binary 11-bit programmable counter (3 to 2047)
- A: Preset divide ratio of binary 7-bit swallow counter

B≥A

- $(0 \le A \le P; A \le B)$
- f_{OSC} : Output frequency of the external reference frequency oscillator
- R: Preset divide ratio of binary 15-bit programmable reference counter (3 to 32767)
- P: Preset modulus of dual modulus prescaler (P = 64 or 128)

PROGRAMMABLE MODES

Several modes of operation can be programmed with bits R16–R20 including the phase detector polarity, charge pump tristate and the output of the F_0LD pin. The prescaler and power down modes are selected with bits N19 and N20. The programmable modes are shown in *Table 1*. Truth table for the programmable modes and F_0LD output are shown in *Table 2* and *Table 3*.

11

Functional Description (Continued)

•

			TABLE 1.	Programmak	ole Mod	es			
C1	C2	R16		R17	R1	8	R19		R20
0	0	RF2 Phase		RF2 I _{CPo}	RF2 D _o		RF2 LD		$\rm RF2~F_o$
		Detector I	Polarity		TRI-S	ΓΑΤΕ			
0	1	RF1 Phase		RF1 I _{CPo}	RF1	RF1 D_o		D	RF1 F _o
		Detector I	Detector Polarity TRI-STAT		TATE				
		C1	C2	N19)	N20			
		1	0	RF2	2	P۱	vdn		
				Presca	aler	R	F2		
		1	1	RF1	RF1		Pwdn		
				Presca	aler	R	F1		

TABLE 2. Mode Select Truth Table

	Phase Detector	nase Detector D _o TRI-STATE		RF1	RF2	Pwdn
	Polarity (Note 9)	(Note 7)	(Note 8)	Prescaler	Prescaler	(Note 7)
0	Negative	Normal Operation	LOW	64/65	64/65	pwrd up
1	Positive	TRI-STATE	HIGH	128/129	128/129	pwrd dn

Note 7: Refer to POWERDOWN OPERATION in Functional Description.

Note 8: The I_{CPo} LOW current state = $1/4 \times I_{CPo}$ HIGH current.

Note 9: PHASE DETECTOR POLARITY

Depending upon VCO characteristics, the R16 bits should be set accordingly: When VCO characteristics are positive like (1), R16 should be set HIGH;

When VCO characteristics are negative like (2), R16 should be set LOW.






TABLE 3. The F _o LD Output Truth Table						
RF1 R[19]	RF2 R[19]	RF1 R[20]	RF2 R[20]	F _o LD		
(RF1 LD)	(RF2 LD)	(RF1 F _o)	(RF2 F _o)	Output State		
0	0	0	0	Disabled (Note 10)		
0	1	0	0	RF2 Lock Detect (Note 11)		
1	0	0	0	RF1 Lock Detect (Note 11)		
1	1	0	0	RF1/RF2 Lock Detect (Note 11)		
Х	0	0	1	RF2 Reference Divider Output		
Х	0	1	0	RF1 Reference Divider Output		
Х	1	0	1	RF2 Programmable Divider Output		
Х	1	1	0	RF1 Programmable Divider Output		
0	0	1	1	Fastlock (Note 12)		
0	1	1	1	RF2 Counter Reset (Note 13)		
1	0	1	1	RF1 Counter Reset (Note 13)		
1	1	1	1	RF1 and RF2 Counter Reset (Note 13)		

X — don't care condition

Note 10: When the FoLD output is disabled it is actively pulled to a low logic state.

Note 11: Lock detect output provided to indicate when the VCO frequency is in "lock". When the loop is locked and a lock detect mode is selected, the pins output is HIGH, with narrow pulses LOW. In the RF1/RF2 lock detect mode a locked condition is indicated when RF2 and RF1 are both locked.

Note 12: The Fastlock mode utilized the F_oLD output pin to switch a second loop filter damping resistor to ground during fastlock operation. Activation of Fastlock occurs whenever the RF loop's Icpo magnitude bit #17 is selected HIGH (while the #19 and #20 mode bits are set for Fastlock).

Note 13: The RF2 counter reset mode resets RF2 PLL's R and N counters and brings RF2 charge pump output to a TRI-STATE condition. The RF1 counter reset mode resets RF1 PLL's R and N counters and brings RF1 charge pump output to a TRI-STATE condition. The RF1 and RF2 counter reset mode resets all counters and brings both charge pump output to a TRI-STATE condition. The RF1 and RF2 counter reset mode resets all counters counter. (The maximum error is one prescaler cycle).

POWERDOWN OPERATION

Synchronous and asynchronous powerdown modes are both available by microwire selection. Synchronously powerdown occurs if the respective loop's R18 bit (Do TRI-STATE) is LOW when its N20 bit (Pwdn) becomes HI. Asynchronous powerdown occurs if the loop's R18 bit is HI when its N20 bit becomes HI.

In the synchronous powerdown mode, the powerdown function is gated by the charge pump to prevent unwanted frequency jumps. Once the powerdown program bit N20 is loaded, the part will go into powerdown mode when the charge pump reaches a TRI-STATE condition.


In the asynchronous powerdown mode, the device powers down immediately after the LE pin latches in a HI condition on the powerdown bit N20.


Activation of either the IF or RF PLL powerdown conditions in either synchronous or asynchronous modes forces the respective loop's R & N dividers to their load state condition and debiasing of it's respective Fin input to a high impedance state. The oscillator circuitry function does not become disabled until both IF and RF powerdown bits are activated. The MICROWIRE control register remains active and capable of loading and latching data during all of the powerdown modes.

The device returns to an actively powered up condition in either synchronous ar asynchronous modes immediately upon LE latching LOW data into bit N20.

Powerdown Mode Select Table

R18	N20	Powerdown Status		
0	0	PLL Active		
1	0	PLL Active (Charge Pump Output TRI-STATE)		
0	1	Synchronous Powerdown Initiated		
1	1	Asynchronous Powerdown Initiated		









FIGURE 1. Conventional PLL Architecture

Loop Gain Equations

A linear control system model of the phase feedback for a PLL in the locked state is shown in *Figure 2*. The open loop gain is the product of the phase comparator gain (K_{ϕ}), the VCO gain (K_{VCO} /s), and the loop filter gain Z(s) divided by the gain of the feedback counter modulus (N). The passive loop filter configuration used is displayed in *Figure 3*, WHILE the complex impedance of the filter is given in equation 2.



$$Z(s) = \frac{s(C2 \bullet R2) + 1}{S^2 (C1 \bullet C2 \bullet R2) + sC1 + sC2}$$
(2)

The time constants which determine the pole and zero frequencies of the filter transfer function can be defined as

$$T1 = R2 \cdot \frac{C1 \cdot C2}{C1 + C2}$$

$$T2 = R2 \cdot C2$$
(3)

The 3rd order PLL Open Loop Gain can be calculated in terms of frequency, ω , the filter time contants T1 and T2, and the design constants K ϕ , K_{VCO} , and N.

$$G(s) \bullet H(s)|_{S=j \bullet w} = \frac{-K_{\phi} \bullet K_{VCO}(1 + jw \bullet T2)}{w^2 C 1 \bullet N(1 + jw \bullet T1)} \bullet \frac{T1}{T2}$$
(4)

From *Equation (3)* we can see that the phase term will be dependent on the single pole and zero such that the phase margin is determined in *Equation (1)*.

$$\begin{split} \varphi(\omega) &= \tan^{-1} \; (\omega \bullet T2) - \tan^{-1} \; (\omega \bullet T1) + 180^{\circ}C \quad (5) \\ \text{A plot of the magnitude and phase of G(s) H(s) for a stable loop, is shown in$$
Equation (4) $with a solid trace. The parameter <math display="inline">\phi_p$ shows the amount of phase margin that exists at the point the gain drops below zero (the cutoff frequency wp of the loop). In a critically damped system, the amount of phase margin would be approximately 45 degrees. \end{split}


If we were now to redefine the cut off frequency, wp', as double the frequency which gave us our original loop bandwidth, wp, the loop response time would be approximately halved. Because the filter attenuation at the comparison frequency also diminishes, the spurs would have increased by approximately 6 dB. In the proposed Fastlock scheme, the higher spur levels and wider loop filter conditions would exist only during the initial lock-on phase-just long enough to reap the benefits of locking faster. The objective would be to open up the loop bandwidth but not introduce any additional complications or compromises related to our original design criteria. We would ideally like to momentarily shift the curve Figure 4 over to a different cutoff frequency, illustrated by dotted line, without affecting the relative open loop gain and phase relationships. To maintain the same gain/phase relationship at twice the original cutoff frequency, other terms in the gain and phase equations 4 and 5 will have to compensate by the corresponding "1/w" or "1/w2" factor. Examination of equations 3 and 5 indicates the damping resistor variable R2 could be chosen to compensate with "w" terms for the phase margin. This implies that another resistor of equal value to R2 will need to be switched in parallel with R2 during the initial lock period. We must also insure that the magnitude of the open loop gain, H(s)G(s) is equal to zero at wp' = 2 wp. $K_{VCO},\,K\phi,\,N,$ or the net product of these terms can be changed by a factor of 4, to counteract with w² term present in the denominator of equation 3. The K ϕ term was chosen to complete the transformation because it can readily be switched between 1X and 4X values. This is accomplished by increasing the charge pump output current from 1 mA in the standard mode to 4 mA in Fastlock.


Application Information (Continued)


Fastlock Circuit Implementation


A diagram of the Fastlock scheme as implemented in National Semiconductors LMX2335L/36L PLL is shown in *Figure 5*. When a new frequency is loaded, and the RF1 I_{CPo} bit is set high, the charge pump circuit receives an input to deliver 4 times the normal current per unit phase error while an open drain NMOS on chip device switches in a second R2 resistor element to ground. The user calculates the loop filter component values for the normal steady state consider-


ations. The device configuration ensures that as long as a second identical damping resistor is wired in appropriately, the loop will lock faster without any additional stability considerations to account for. Once locked on the correct frequency, the user can return the PLL to standard low noise operation by sending a MICROWIRE instruction with the RF1 $I_{\rm CPo}$ bit set low. This transition does not affect the charge on the loop filter capacitors and is enacted synchronous with the charge pump output. This creates a nearly seamless change between Fastlock and standard mode.














National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.