

LM1203B 100 MHz RGB Video Amplifier System

General Description

The LM1203B is an improved version of the popular LM1203 wideband video amplifier system. The device is intended for high resolution RGB CRT monitors. In addition to three matched video amplifiers, the LM1203B contains three gated differential input black level clamp comparators for brightness control and three matched attenuator circuits for contrast control. Each video amplifier contains a gain set or "Drive" node for setting maximum system gain or providing gain trim capability for white balance. The LM1203B also contains a voltage reference for the video inputs. The LM1203B is pin and function compatible with the LM1203.

Applications


- High resolution RGB CRT monitors
- Video AGC amplifiers
- Wideband amplifiers with gain and DC offset controls

Features

- Three wideband video amplifiers (100 MHz @ -3 dB) ■ Matched (±0.1 dB or 1.2%) attenuators for
- contrast control Three externally gated comparators for
- brightness control Provisions for individual gain control (Drive) of each
- video amplifier
- Video input voltage reference
- Low impedance output driver
- Stable on a single sided board

Improvements over LM1203

- 100 MHz vs 70 MHz bandwidth ■ V_{OUT} low:
- t_r, t_f:
- Built in power down spot killer



© 1996 National Semiconductor Corporation TL/H/11489 RRD-B30M66/Printed in U. S. A

_M1203B 100 MHz RGB Video Amplifier System

January 1996

0.15V vs 0.9V

3.7 ns vs 5 ns

Absolute Maximum Ratings (Note 1) If Military/Aerospace specified devices are required, ESD Susceptibility (Note 4) 2.0 kV please contact the National Semiconductor Sales Storage Temperature -65°C to $+150^\circ\text{C}$ Office/Distributors for availability and specifications. Lead Temperature Supply Voltage (V_{CC}) Pins 1, 13, 23, 28 (Note 3) (Soldering, 10 seconds) 265°C 13.5V Peak Video Output Source Current **Operating Ratings** (Note 2) (Any 1A) Pins 15, 20, or 25 28 mA Temperature Range -20°C to +80°C Voltage at Any Input Pin (VIN) $V_{CC} \geq V_{IN} \geq GND$ Supply Voltage (V_{CC}) $10.8V \leq V_{CC} \leq 13.2V$ Power Dissipation (PD) (Above 25°C Derate Based on θ_{JA} and T_J) 2.5W

DC Electrical Characteristics See Test Circuit (*Figure 2*), $T_A = 25^{\circ}C$; $V_{CC1} = V_{CC2} = 12V$. S17, 21, 26 Open; V12 = 6V; V14 = 0V; V15 = 2.0V unless otherwise stated.

50°C/W

150°C

Symbol	Parameter	Conditions	Typical (Note 5)	Limit (Note 6)	Units
I _S	Supply Current	$V_{CC1} + V_{CC2}, R_L = \infty$ (Note 7)	70	95	mA(max)
V11	Video Input Reference Voltage		2.8	2.5	V(min)
				3.1	V(max)
I _b	Video Input Bias Current	Any One Amplifier	7	20	μA(max)
V _{14I}	Clamp Gate Low Input Voltage	Clamp Comparators On	1.2	0.8	V(max)
V _{14h}	Clamp Gate High Input Voltage	Clamp Comparators Off	1.6	2.0	V(min)
I _{14I}	Clamp Gate Low Input Current	V14 = 0V	-1	-5.0	μA(max)
I _{14h}	Clamp Gate High Input Current	V14 = 12V	0.07	0.2	μA(max)
I _{clamp+}	Clamp Cap Charge Current	V5, 8 or 10 = 0V	750	500	μA(min)
I _{clamp} -	Clamp Cap Discharge Current	V5, 8 or 10 = 5V	-750	500	μA(min)
V _{OL}	Video Output Low Voltage	V5, 8 or 10 = 0V	0.15	0.5	V(max)
V _{OH}	Video Output High Voltage	V5, 8, or 10 = 5V	7.5	7	V(min)
$\Delta V_{O(2V)}$	Video Output Offset Voltage	Between Any Two Amplifiers, V15 = 2V	2	±25	mV(max)
$\Delta V_{O(4V)}$	Video Output Offset Voltage	Between Any Two Amplifiers, V15 = 4V	2	±25	mV(max)

http://www.national.com

Thermal Resistance (θ_{JA})

Junction Temperature (T_J)

Symbol	Parameter	Conditions	Typical (Note 5)	Limit (Note 6)	Units
A _{V max}	Video Amplifier Gain	$V12 = 12V, V_{IN} = 560 \text{ mV}_{PP}$	6.5	4.5	V/V(min
$\Delta V_{V 5V}$	Attenuation @ 5V	Ref: $A_{V max}$, V12 = 5V	-8		dB
$\Delta A_{V 2V}$	Attenuation @ 2V	Ref: $A_{V max}$, V12 = 2V	-30		dB
A _{V match}	Absolute Gain Match @ Av max	V12 = 12V (Note 8)	±0.3		dB
ΔA _{V track 1}	Gain Change between Amplifiers	V12 = 5V (Notes 8, 9)	±0.1		dB
$\Delta A_{V \text{ track 2}}$	Gain Change between Amplifiers	V12 = 2V (Notes 8, 9)	±0.3		dB
THD	Video Amplifier Distortion	$V12 = 3V, V_0 = 1 V_{PP}$	1		%
f (−3 dB)	Video Amplifier Bandwidth (Notes 10, 11)	V12 = 12V, $V_O = 4 V_{PP}$ (With 36 pF Peaking Cap from Pins 18, 22 and 27 to GND)	100		MHz
f (−3 dB)	Video Amplifier Bandwidth (Notes 10, 11)	V12 = 12V, V _O = 4 V _{PP} (No External Peaking Cap)	60		MHz
t _r /t _f	Output Rise/Fall Time (Note 10)	$V_O = 4 V_{PP}$ (With 36 pF Peaking Cap from Pins 18, 22 and 27 to GND)	3.7		ns
t _r	Output Rise Time (Note 10)	$V_{O} = 4 V_{PP}$ (No External Peaking Capacitor)	5.5		ns
t _f	Output Fall Time (Note 10)	$V_{O} = 4 V_{PP}$ (No External Peaking Capacitor)	6.0		ns
V _{sep 10 kHz}	Video Amplifier 10 kHz Isolation	V12 = 12V (Note 12)	-70		dB
V _{sep 10 MHz}	Video Amplifier 10 MHz Isolation	V12 = 12V (Notes 10, 12)	-50		dB

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur.

Note 2: Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 3: V_{CC} supply pins 1, 13, 23, 28 must be externally wired together to prevent internal damage during V_{CC} power on/off cycles.

Note 4: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Note 5: Typical specifications are specified at +25°C and represent the most likely parametric norm.

Note 6: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 7: The supply current specified is the quiescent current for V_{CC1} and V_{CC2} with $R_L = \infty$, see *Figure 2*'s test circuit. The supply current for V_{CC2} (pin 23) also depends on the output load. With video output at 2V DC, the additional current through V_{CC2} is 18 mA for *Figure 2*'s test circuit.


Note 8: Measure gain difference between any two amplifiers. $V_{IN} = 1 V_{PP}$.


Note 9: ΔA_V track is a measure of the ability of any two amplifiers to track each other and quantifies the matching of the three attenuators. It is the difference in gain change between any two amplifiers with the contrast voltage (V12) at either 5V or 2V measured relative to an A_V max condition, V12 = 12V. For example, at A_V max the three amplifiers' gains might be 17.4 dB, 16.9 dB and 16.4 dB and change to 7.3 dB, 6.9 dB and 6.5 dB respectively for V12 = 5V. This yields the measured typical ±0.1 dB channel tracking.


Note 10: When measuring video amplifier bandwidth or pulse rise and fall times, a single sided with ground plane printed circuit board without socket is recommended. Video amplifier 10 MHz isolation test also requires this printed circuit board.

Note 11: Adjust input frequency from 10 kHz (A_V max reference level) to the -3 dB corner frequency (f_{-3 dB}).

Note 12: Measure output levels of the other two undriven amplifiers relative to the driven amplifier to determine channel separation. Terminate the undriven amplifier inputs to simulate generator loading. Repeat test at $f_{IN} = 10$ MHz for $V_{sep} = 10$ MHz.








Applications Information

Figure 4 shows the block diagram of a typical analog RGB color monitor. The RGB monitor is used with CAD/CAM work stations, PC's, arcade games and in a wide range of other applications that benefit from the use of color display terminals. The RGB color monitor characteristics may differ in such ways as sweep rates, screen size, CRT color trio spacing (dot pitch), or in video amplifier bandwidths but will still be generally configured as shown in Figure 4. Separate horizontal and vertical sync signals may be required or they may be contained in the green video input signal. The video input signals are usually supplied by coax cable which is terminated in 75 Ω at the monitor input and internally AC coupled to the video amplifiers. These input signals are approximately 1V peak to peak in amplitude and at the input of the high voltage video section, approxmiately 5V peak to peak. At the cathode of the CRT the video signals can be as high as 60V peak to peak. One important requirement of the three video amplifiers is that they match and track each other over the contrast and brightness control range. The Figure 4 block labeled "VIDEO AMPLIFICATION WITH GAIN AND DC CONTROL" describes the function of the LM1203B which contains the three matched video amplifiers, contrast control and brightness control.

Circuit Description

Figure 5 is a block diagram of one of the video amplifiers along with the contrast and brightness controls. The contrast control is a DC-operated attenuator which varies the AC gain of all three amplifiers simultaneously while not introducing any signal distortions or tracking erros. The brightness control function requires a "sample and hold" circuit (black level clamp) which holds the DC bias of the video amplifiers and CRT cathodes constant during the black level reference portion of the video waveform. The clamp comparator, when gated on during this reference period, will charge or discharge the clamp capacitor until the plus input of the clamp comparator matches that of the minus input voltage which was set by the brightness control.




Circuit Description (Continued)

VIDEO AMPLIFIER SECTION

Figure 6 is a simplified schematic of one of the three video amplifiers along with the recommended external components. The IC pin numbers are circled and all external components are shown outside the dashed line. The video input is applied to pin 6 via a 10 μF coupling capacitor and a 47 Ω resistor. The resistor is added to limit the current through the input pin should the applied voltage rise above V_{CC} or drop below ground. The performance of the LM1203B is not degraded by the 47Ω resistor. However if EMI is a concern, this resistor can be increased to well over 100 $\!\Omega$ where the rise and fall times will become longer. DC bias for the video input is through the 10k resistor connected to the 2.8V reference at pin 11. The low frequency roll-off of the amplifier is set by the 10k resistor and the 10 μ F capacitor. Transistor Q1 buffers the video signal to the base of Q2. Q2's collector current is then directed to the V_{CC1} supply directly or through the 4k load resistor depending upon the differential DC voltage at the bases of Q3 and Q4. This differential DC voltage is generated by the contrast control circuit which is described in the following sections. A 0.01 µF decoupling capacitor in series with a 30Ω resistor is required between pins 2 and 3 to ensure high frequency isolation between the three video amplifiers which share these common connections. The video signal is buffered by Q5 and Q6 and DC level shifted by the voltage drop across R5. The magnitude of the current through R5 is determined by the voltage at pin 8. The voltage at pin 8 is set by the clamp comparator output current which charges or discharges the clamp hold capacitor during the black level period of the video waveform. Transistors Q9 and Q10 are darlington connected to ensure a minimum discharge of the clamp hold capacitor during the time that the clamp capacitor is gated off. Q7, Q8 and R6 form a current mirror which sets a voltage at the base of Q11. Q11 buffers the video signal to the base of Q12 which provides additional signal gain. The "Drive" pin allows the user to trim the Q12 gain of each amplifier to correct for gain differences in the CRT and high voltage cathode driver gain stages. A small capacitor (several pico-Farads) from the "Drive" pin to ground will cause high frequency peaking and slightly improve the amplifier's bandwidth.

For individual gain adjustment of each video channel, a 51 Ω resistor in series with a 100 Ω potentiometer should be used with the red and green channel drive pins. A 91 Ω resistor used with the blue channel drive pin sets the blue channel amplifier gain at approximately 6.2. The 100 Ω potentiometers at the red and green channel drive pins allow a gain of 6.2 with \pm 25% gain adjustment. The video signal at the




Circuit Description (Continued)

collector of Q12 is buffered and level shifted down by Q13, Q14 and Q15 to the base of the output emitter follower Q16. A 50 Ω decoupling resistor is included in series with the emitter of Q16 and the video output pin so as to prevent oscillations when driving capacitive loads. An external resistor should be connected between the video output pin and ground. The value of this resistor should not be less than 390Ω or else package power limitations may be exceeded under worse case conditions (high supply voltage, maximum current, maximum temperature). The collector current from the video output transistor of each video channel is returned to the power supply at V_{CC2}, pin 23. When making power dissipation calculations note that the data sheet specifies only the $V_{\rm CC1}$ and $V_{\rm CC2}$ supply current at 12V supply voltage with no pull down resistor at the output (i.e., $R_L = \infty$, see Test Circuit Figure 2). The IC power dissipation due to V_{CC2} is dependent upon the external video output pull down resistor.

INPUT REFERENCE AND CONTRAST CONTROL SECTION


Figure 7 shows the input reference and contrast control circuitry. A temperature compensated 2.8V reference voltage is made available at pin 11. The external DC biasing resistors shown should not be larger than 10k because minor differences in input bias currents of the individual video amplifiers may cause offsets in gain. Figure 7 also shows how the contrast control circuit is configured. R21, R22, Q22, Q23, and Q24 establish a low impedance zero TC half supply voltage reference at the base of Q25. The differential amplifier formed by Q27, Q28 and feedback transistor Q29 along with R28 and R29 establish a differential base voltage for Q3 and Q4 in Figure 6. When externally adding or subtracting current from the collector of Q28, a new differential voltage is generated that reflects the change in the ratio of currents in Q27 and Q28. To allow voltage control of the current through Q28, resistor R27 is added between the collector Q28 and pin 12. A capacitor should be connected from pin 12 to ground to prevent noise from the contrast control potentiometer from entering the IC.




Circuit Description (Continued) CLAMP GATE AND CLAMP COMPARATOR SECTION

Figures 8 and 9 show simplified schematics of the clamp gate and clamp comparator circuits. The clamp gate circuit (*Figure* 8) consists of a PNP input buffer transistor (Q46), a PNP emitter coupled pair (Q47 and Q49) referenced on one side to 2.1V and an output switch transistor Q53. When the clamp gate input at pin 14 is high (>1.5V) the Q53 switch is on and shunts the 200 μ A current from current source Q54 to ground. When pin 14 is low (< 1.3V) the Q53 switch is off and the 200 μ A current is mirrored by the current mirror comprised of Q55 and Q36 (see *Figure* 9). Consequently the clamp comparator comprised of the differential pair Q35 is enabled. The input of each clamp comparator is

similar to the clamp gate except that an NPN emitter coupled pair is used to control the current that will charge or discharge the clamp capacitors at pins 5, 8, and 10. PNP transistors are used at the inputs because they offer a number of advantages over NPNs. PNPs will operate with base voltages at or near ground and will usually have a greater emitter base breakdown voltage (BVebo). Because the differential input voltage to the clamp comparator during the video scan period could be greater than the BVebo of NPN transistors, a resistor (R37) with a value one half that of R36 or R39 is connected between the bases of Q34 and Q38. The clamp comparator's common mode range is from ground to approximately 9V and the maximum differential input voltage is $V_{\rm CC}$ and ground.






Additional Applications of the LM1203B

Figure 10 shows the configuration for a three channel high frequency amplifier with non gated DC feedback. Pin 14 is tied low to turn on the clamp comparators (feedback amplifiers). The inverting inputs (Pins 17, 21, 26) are connected to the amplifier outputs from a low pass filter. Additional low frequency filtering is provided by the clamp caps. The drive

resistors can be made variable or fixed at values between 0Ω and 300Ω . Maximum output swings are achieved when the DC output is set to approximately 4V. The high frequency response will be dependent upon external peaking at the drive pins.




Additional Applications of the LM1203B (Continued)

Figure 11 shows a complete RGB video preamplifier circuit using the LM1203B. A quad Exclusive-OR gate (MM74HC86) is used to generate the back porch clamp signal from the composite sync input signal. The composite H Sync input signal may have either polarity. The back porch clamp signal applied to LM1203B's pin 14 allows clamping the video output signals to the black reference level, thereby providing DC restoration. The back porch clamp pulse width is determined by the time constant due to the product of R11 and C15. For fast horizontal scan rates,

the back porch clamp pulse width can be made narrower by decreasing the value of R11 or C15 or both. Note that an MM74C86 Exclusive-Or gate may also be used, however, the pin out is different than that of the MM74HC86.

For optimum performance and maximum bandwidth, high speed buffer transistors (Q1, Q2, and Q3 in *Figure 11*) are recommended. The 2N5770 NPN transistors maintain high speed at high currents when driving the inputs of high voltage CRT drivers.



LM1203B versus LM1203


LM1203B is an improved version of the LM1203 RGB video amplifier system and is pin and function compatible with the LM1203. LM1203B's output voltage can swing as low as 0.15V as opposed to 0.9V for the LM1203. This eliminates the need for a level shift stage between the preamplifier and the CRT driver in most applications.

The LM1203B also offers faster rise and fall times of 3.7 ns versus 5 ns for the LM1203, resulting in 100 MHz bandwidth versus 70 MHz for LM1203. A peaking capacitor across the drive resistor is necessary to obtain these rise and fall times. The LM1203B is stable on a well layed out single sided PC board, but due to its wider bandwidth the device may oscillate if plugged directly into an existing LM1203 board. For suggestions on optimum PC board layout, please refer to the PC board layout given in the LM1203A data sheet. The ground plane is not necessary for the LM1203B due to its lower bandwidth.

The LM1203B also includes a built in power down spot killer to prevent a flash on the screen upon power down. In some preamplifiers, the video output signal may go high as the device is being powered down. This may cause a whiter than white level at the output of the CRT driver thus causing a flash on the screen.

Reference

Ott, Henry W., "Noise Reduction Techniques in Electronic Systems", John Wiley & Sons, New York, 1976.



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications