

CD4541BM/CD4541BC Programmable Timer

General Description

The CD4541B Programmable Timer is designed with a 16-stage binary counter, an integrated oscillator for use with an external capacitor and two resistors, output control logic, and a special power-on reset circuit. The special features of the power-on reset circuit are first, no additional static power consumption and second, the part functions across the full voltage range (3V-15V) whether power-on reset is enabled or disabled.


Timing and the counter are initialized by turning on power, if the power-on reset is enabled. When the power is already on, an external reset pulse will also initialize the timing and counter. After either reset is accomplished, the oscillator frequency is determined by the external RC network. The 16-stage counter divides the oscillator frequency by any of 4 digitally controlled division ratios.

Features


- Available division ratios 28, 210, 213, or 216
- Increments on positive edge clock transitions
- Built-in low power RC oscillator ($\pm 2\%$ accuracy over temperature range and $\pm 10\%$ supply and $\pm 3\%$ over processing @ < 10 kHz)

- Oscillator frequency range ≈ DC to 100 kHz
- Oscillator may be bypassed if external clock is available (apply external clock to pin 3)
- Automatic reset initializes all counters when power turns on
- External master reset totally independent of automatic reset operation
- Operates at 2ⁿ frequency divider or single transition timer
- Q/Q select provides output logic level flexibility
- Reset (auto or master) disables oscillator during resetting to provide no active power dissipation
- Clock conditioning circuit permits operation with very slow clock rise and fall times
- Wide supply voltage range—3.0V to 15V
- \blacksquare High noise immunity—0.45 $V_{\mbox{\scriptsize DD}}$ (typ.)
- 5V-10V-15V parameter ratings
- Symmetrical output characteristics
- \blacksquare Maximum input leakage 1 μ A at 15V over full temperature range
- High output drive (pin 8) min. one TTL load

Logic Diagram



Connection Diagram



Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 $\begin{array}{ll} \mbox{Supply Voltage (V_{DD})} & -0.5\mbox{V to } + 18\mbox{V} \\ \mbox{Input Voltage (V_{IN})} & -0.5\mbox{V to } V_{DD} + 0.5\mbox{V} \end{array}$

Storage Temperature Range (T_S) -0.5V to $V_{DD} + 0.5$ V -0.5V to +150°C -0.5V to +150°C

Power Dissipation (PD)

Dual-In-Line 700 mW
Small Outline 500 mW
Lead Temperature (T_L) (soldering, 10 sec.) 260°C

Recommended Operating Conditions (Note 2)

 $\begin{array}{ll} \text{Supply Voltage (V}_{\text{DD}}) & 3\text{V to 15V} \\ \text{Input Voltage (V}_{\text{IN}}) & 0\text{ to V}_{\text{DD}} \end{array}$

Operating Temperature Range

DC Electrical Characteristics (Note 2)—CD4541BM

Symbol	Parameter	Conditions	−55°C		+ 25°C			+ 125°C		Units	
Symbol	Farameter	Conditions	Min	Max	Min	Тур	Max	Min	Max		
I _{DD}	Quiescent Device Current	$V_{DD} = 5V, V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{DD} = 10V, V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{DD} = 15V, V_{IN} = V_{DD} \text{ or } V_{SS}$		5 10 20		0.005 0.010 0.015	5 10 20		150 300 600	μΑ μΑ μΑ	
V _{OL}	Low Level Output Voltage	$egin{array}{lll} V_{DD} &= 5V & & & & & & & & & & & & & & \\ V_{DD} &= 10V & & & & & & & & & & & & & & \\ V_{DD} &= 15V & & & & & & & & & & & & & & \\ \end{array}$		0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	V V V	
V _{OH}	High Level Output Voltage	$\begin{aligned} &V_{DD} = 5V \\ &V_{DD} = 10V \big I_{\mbox{O}}\big < 1 \; \mu\mbox{A} \\ &V_{DD} = 15V \end{aligned}$	4.95 9.95 14.95		4.95 9.95 14.95	5 10 15		4.95 9.95 14.95		V V	
V _{IL}	Low Level Input Voltage	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$ $V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$ $V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$		1.5 3.0 4.0		2 4 6	1.5 3.0 4.0		1.5 3.0 4.0	V V	
V _{IH}	High Level Input Voltage	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$ $V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$ $V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$	3.5 7.0 11.0		3.5 7.0 11.0	3 6 9		3.5 7.0 11.0		V V	
loL	Low Level Output Current (Note 3)	$V_{DD} = 5V, V_{O} = 0.4V$ $V_{DD} = 10V, V_{O} = 0.5V$ $V_{DD} = 15V, V_{O} = 1.5V$	2.85 4.96 19.3		2.27 4.0 15.6	3.6 9.0 34.0		1.6 2.8 10.9		mA mA mA	
Гон	High Level Output Current (Note 3)	$V_{DD} = 5V, V_{O} = 2.5V$ $V_{DD} = 10V, V_{O} = 9.5V$ $V_{DD} = 15V, V_{O} = 3.5V$	7.96 4.19 16.3		6.42 3.38 13.2	13.0 8.0 30.0		4.49 2.37 9.24		mA mA mA	
I _{IN}	Input Current	$V_{DD} = 15V, V_{IN} = 0V$ $V_{DD} = 15V, V_{IN} = 15V$		-0.10 0.10		-10^{-5} 10^{-5}	-0.10 0.10		-1.0 1.0	μA μA	

DC Electrical Characteristics (Note 2)—CD4541BC

Symbol	Parameter	Conditions	-40°C		+ 25°C		+ 85°C		Units	
Oymbor	rarameter		Min	Max	Min	Тур	Max	Min	Max	Oille
I _{DD}	Quiescent Device Current	$\begin{aligned} &V_{DD} = 5\text{V}, V_{IN} = V_{DD} \text{ or } V_{SS} \\ &V_{DD} = 10\text{V}, V_{IN} = V_{DD} \text{ or } V_{SS} \\ &V_{DD} = 15\text{V}, V_{IN} = V_{DD} \text{ or } V_{SS} \end{aligned}$		20 40 80		0.005 0.010 0.015	20 40 80		150 300 600	μΑ μΑ μΑ
V _{OL}	Low Level Output Voltage	$V_{DD} = 5V$ $V_{DD} = 10V$ $ I_{O} < 1\mu A$ $V_{DD} = 15V$		0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	V V
V _{OH}	High Level Output Voltage	$V_{DD} = 5V$ $V_{DD} = 10V$ $ I_O < 1 \mu A$ $V_{DD} = 15V$	4.95 9.95 14.95		4.95 9.95 14.95	5 10 15		4.95 9.95 14.95		V V
V _{IL}	Low Level Input Voltage	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$ $V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$ $V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$		1.5 3.0 4.0		2 4 6	1.5 3.0 4.0		1.5 3.0 4.0	V V V

DC Electrical Characteristics (Note 2)—CD4541BC (Continued)

Symbol	Parameter	Conditions	−40°C		+ 25°C			+ 85°C		Units
Symbol	Farameter		Min	Max	Min	Тур	Max	Min	Max	Oiiito
V _{IH}	High Level Input Voltage	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$ $V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$ $V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$	3.5 7.0 11.0		3.5 7.0 11.0	3 6 9		3.5 7.0 11.0		V V V
I _{OL}	Low Level Output Current (Note 3)	$V_{DD} = 5V, V_{O} = 0.4V$ $V_{DD} = 10V, V_{O} = 0.5V$ $V_{DD} = 15V, V_{O} = 1.5V$	2.32 3.18 12.4		1.96 2.66 10.4	3.6 9.0 34.0		1.6 2.18 8.50		mA mA mA
I _{OH}	High Level Output Current (Note 3)	$V_{DD} = 5V, V_{O} = 2.5V$ $V_{DD} = 10V, V_{O} = 9.5V$ $V_{DD} = 15V, V_{O} = 13.5V$	5.1 2.69 10.5		4.27 2.25 8.8	130 8.0 30.0		3.5 1.85 7.22		mA mA mA
I _{IN}	Input Current	$V_{DD} = 15V, V_{IN} = 0V$ $V_{DD} = 15V, V_{IN} = 15V$		-0.3 0.3		-10 ⁻⁵	-0.3 0.3		-1.0 1.0	μΑ μΑ

AC Electrical Characteristics* $T_A = 25^{\circ}C$, $C_L = 50$ pF (refer to test circuits)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{TLH}	Output Rise Time	$V_{DD} = 5V$		50	200	ns
		$V_{DD} = 10V$		30	100	ns
		$V_{DD} = 15V$		25	80	ns
t_{THL}	Output Fall Time	$V_{DD} = 5V$		50	200	ns
		$V_{DD} = 10V$		30	100	ns
		$V_{DD} = 15V$		25	80	ns
t _{PLH} , t _{PHL}	Turn-Off, Turn-On Propagation Delay,	$V_{DD} = 5V$		1.8	4.0	μs
	Clock to Q (28 Output)	$V_{DD} = 10V$		0.6	1.5	μs
		$V_{DD} = 15V$		0.4	1.0	μs
t _{PHL} , t _{PLH}	Turn-On, Turn-Off Propagation Delay,	$V_{DD} = 5V$		3.2	8.0	μs
	Clock to Q (2 ¹⁶ Output)	$V_{DD} = 10V$		1.5	3.0	μs
		$V_{DD} = 15V$		1.0	2.0	μs
t _{WH(CL)}	Clock Pulse Width	$V_{DD} = 5V$	400	200		ns
		$V_{DD} = 10V$	200	100		ns
		$V_{DD} = 15V$	150	70		ns
f _{CL}	Clock Pulse Frequency	$V_{DD} = 5V$		2.5	1.0	MHz
		$V_{DD} = 10V$		6.0	3.0	MHz
		$V_{DD} = 15V$		8.5	4.0	MHz
t _{WH(R)}	MR Pulse Width	$V_{DD} = 5V$	400	170		ns
		$V_{DD} = 10V$	200	75		ns
		$V_{DD} = 15V$	150	50		ns
Cl	Average Input Capacitance	Any Input		5.0	7.5	pF
C _{PD}	Power Dissipation Capacitance (Note 4)			100		pF

^{*}AC Parameters are guaranteed by DC correlated testing.

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: $V_{SS} = 0V$ unless otherwise specified.

Note 3: I_{OH} and I_{OL} are tested one output at a time.

Note 4: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation, see 54C/74C family characteristics application note AN-90.

Truth Table

Pin	Sta	te
	0	1
5	Auto Reset Operating	Auto Reset Disabled
6	Timer Operational	Master Reset On
9	Output Initially Low after Reset	Output Initially High after Reset
10	Single Cycle Mode	Recycle Mode

Division Ratio Table

A	В	Number of Counter Stages n	Count 2 ⁿ
0	0	13	8192
0	1	10	1024
1	0	8	256
1	1	16	65536

Operating Characteristics

With Auto Reset pin set to a "0" the counter circuit is initialized by turning on power. Or with power already on, the counter circuit is reset when the Master Reset pin is set to a "1". Both types of reset will result in synchronously resetting all counter stages independent of counter state.

The RC oscillator frequency is determined by the external RC network, i.e.:

$$f = \frac{1}{2.3 \; R_{tc} C_{tc}} \text{if (1 kHz} \leq f \leq 100 \; \text{kHz)} \label{eq:f_tc}$$

and R
$$_{S}\,\approx\,$$
 2 R $_{tc}$ where R $_{S}\,\geq\,$ 10 $k\Omega$


The time select inputs (A and B) provide a two-bit address to output any one of four counter stages (2^8 , 2^{10} , 2^{13} , and 2^{16}). The 2^n counts as shown in the Division Ratio Table represent the Q output of the Nth stage of the counter. When A is "1", 2^{16} is selected for both states of B.


However, when B is "0", normal counting is interrupted and the 9th counter stage receives its clock directly from the oscillator (i.e., effectively outputting 28).

The Q/\overline{Q} select output control pin provides for a choice of output level. When the counter is in a reset condition and Q/\overline{Q} select pin is set to a "0" the Q output is a "0". Correspondingly, when Q/\overline{Q} select pin is set to a "1" the Q output is a "1"


When the mode control pin is set to a "1", the selected count is continually transmitted to the output. But, with mode pin "0" and after a reset condition the RS flip-flop resets (see Logic Diagram), counting commences and after 2^{n-1} counts the RS flip-flop sets which causes the output to change state. Hence, after another 2^{n-1} counts the output will not change. Thus, a Master Reset pulse must be applied or a change in the mode pin level is required to reset the single cycle operation.

Switching Time Test







TL/F/6001-3




TL/F/6001-4






Operating Characteristics (Continued)

Oscillator Circuit Using RC Configuration



TL/F/6001-7




TL/F/6001-8


Solid Line = R_{TC} = 56 k Ω , R_S = 1 k Ω and C = 1000 pF f = 10.2 kHz @ V_{DD} = 10V and T_A = 25°C Dashed Line = R $_{TC}$ = 56 k Ω , R $_{S}$ = 120 k Ω and C = 1000 pF f = 7.75 kHz @ V $_{DD}$ = 10V and T $_{A}$ = 25°C

RC Oscillator Frequency as a Function of R_{TC} and C 100 V_{DD} f, OSCILLATOR FREQUENCY (kHz) 10.0 0.1 L 1.0k RTC, RESISTANCE (OHMS) 0.0001 0.01 0.1 C, CAPACITANCE (μ F)


TL/F/6001-9

Physical Dimensions inches (millimeters)





Ceramic Dual-In-Line Package (J)
Order Number CD4541BMJ or CD4541BCJ
NS Package Number J14A



Molded Dual-In-Line Package (N)
Order Number CD4541BMN or CD4541BCN
NS Package Number N14A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Email: cnjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408