

# 74LVX4245 8-Bit Dual Supply Translating Transceiver with TRI-STATE® Outputs

#### **General Description**


The LVX4245 is a dual-supply, 8-bit translating transceiver that is designed to interface between a 5V bus and a 3V bus in a mixed 3V/5V supply environment. The Transmit/Receive (T/ $\overline{\rm R}$ ) input determines the direction of data flow. Transmit (active-HIGH) enables data from A ports to B ports; Receive (active-LOW) enables data from B ports to A ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in a HIGH Z condition. The A port interfaces with the 5V bus; the B port interfaces with the 3V bus.

The LVX4245 is suitable for mixed voltage applications such as laptop computers using 3.3V CPU's and 5V LCD displays

#### **Features**

- Bidirectional interface between 5V and 3V buses
- Control inputs compatible with TTL level
- 5V data flow at A port and 3V data flow at B port
- Outputs source/sink 24 mA at 5V bus; 12 mA at 3V bus
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Available in SOIC, QSOP and TSSOP packages
- Implements patented Quiet Series EMI reduction circuitry
- Functionally compatible with the 74 series 245

## **Logic Symbol**




TL/F/11540-1

Pin Names	Description
ŌĒ	Output Enable Input
T/R	Transmit/Receive Input
A <sub>0</sub> -A <sub>7</sub>	Side A Inputs or TRI-STATE Outputs
B <sub>0</sub> -B <sub>7</sub>	Side B Inputs or TRI-STATE Outputs

## **Connection Diagram**

Pin Assignment for SOIC, QSOP and TSSOP



TL/F/11540-2


	SOIC JEDEC	QSOP	TSSOP
Order Number	74LVX4245WM	74LVX4245QSC	74LVX4245MTC
	74LVX4245WMX	74LVX4245QSCX	74LVX4245MTCX
See NS Package Number	M24B	MQA24	MTC24

TRI-STATE® is a registered trademark of National Semiconductor Corporation

## **Truth Table**

Inp	uts	Outputs			
ŌĒ	T/R	Catpats			
L	L	Bus B Data to Bus A			
L	Н	Bus A Data to Bus B			
Н	X	HIGH-Z State			

## **Logic Diagram**



## **Absolute Maximum Ratings (Note)**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

-0.5V to +7.0VSupply Voltage ( $V_{CCA}$ ,  $V_{CCB}$ ) DC Input Voltage (VI) @ OE, T/R -0.5V to  $V_{CCA} + 0.5$ V

DC Input/Output Voltage (VI/O)

@ A(n) -0.5V to V<sub>CCA</sub> + 0.5V  $-0.5 \mbox{V}$  to  $\mbox{V}_{\mbox{CCB}}^{-1} + 0.5 \mbox{V}$ @ B(n)

DC Input Diode Current (IIN) @  $\overline{\text{OE}}$ ,  $\text{T/}\overline{\text{R}}$ ±20 mA DC Output Diode Current (IOK)  $\pm\,50~mA$ DC Output Source or Sink Current (I<sub>O</sub>)  $\pm\,50~mA$ 

DC V<sub>CC</sub> or Ground Current

per Output Pin (I<sub>CC</sub> or I<sub>GND</sub>) +50 mA and Max Current @ ICCA  $\pm\,200~mA$ @ I<sub>CCB</sub>  $\pm\,100~mA$ 

Storage Temperature Range (T<sub>STG</sub>) -65°C to +150°C DC Latch-Up Source or Sink Current  $\pm 300 \text{ mA}$ 

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Supply Voltage

4.5V to 5.5V  $V_{CCA}$  $V_{\text{CCB}}$ 2.7V to 3.6V Input Voltage  $(V_I)$  @  $\overline{OE}$ ,  $T/\overline{R}$ 0V to V<sub>CCA</sub> Input/Output Voltage (VI/O)

0V to V<sub>CCA</sub> @ B(n) 0V to  $V_{CCB}$ 

Free Air Operating Temperature (T<sub>A</sub>)

74LVX -40°C to +85°C Minimum Input Edge Rate ( $\Delta t/\Delta V$ ) 8 ns/V

 $V_{\mbox{\footnotesize{IN}}}$  from 30% to 70% of  $V_{\mbox{\footnotesize{CC}}}$ 

V<sub>CC</sub> @ 3.0V, 4.5V, 5.5V

## **DC Electrical Characteristics**

	Parameter				74LVX	4245	74LVX4245		
Symbol			V <sub>CCA</sub> (V)	V <sub>CCB</sub> (V)	T <sub>A</sub> + 25°C		$T_{A}=-40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions
					Тур	Guara	inteed Limits		
$V_{IHA}$	Minimum High Level	A(n), T/R, OE	5.5 4.5	3.3 3.3		2.0 2.0	2.0 2.0	v	$V_{OUT} \le 0.1V$ or $\ge V_{CC} - 0.1V$
V <sub>IHB</sub>	Input Voltage	B(n)	5.0 5.0	3.6 2.7		2.0 2.0	2.0 2.0	V	
V <sub>ILA</sub>	Maximum Low Level Input Voltage	A(n), T/R, OE	5.5 4.5	3.3 3.3		0.8 0.8	0.8 0.8	V	$V_{OUT} \le 0.1V$ or $\ge V_{CC} - 0.1V$
V <sub>ILB</sub>		B(n)	5.0 5.0	2.7 3.6		0.8 0.8	0.8 0.8	V	
V <sub>OHA</sub>	Minimum High Level Output Voltage		4.5 4.5	3.0 3.0	4.5 4.25	4.4 3.86	4.4 3.76	٧	$I_{OUT} = -100 \mu A$ $I_{OH} = -24 \text{ mA}$
V <sub>OHB</sub>			4.5 4.5 4.5	3.0 3.0 2.7	2.99 2.8 2.5	2.9 2.4 2.4	2.9 2.4 2.4	V	$I_{OUT} = -100 \mu A$ $I_{OH} = -12 \text{ mA}$ $I_{OL} = -8 \text{ mA}$
V <sub>OLA</sub>	Maximum Low Level Output Voltage		4.5 4.5	3.0 3.0	0.002 0.18	0.1 0.36	0.1 0.44	٧	$I_{OUT} = 100 \mu A$ $I_{OL} = 24 \text{ mA}$
V <sub>OLB</sub>			4.5 4.5 4.5	3.0 3.0 2.7	0.002 0.1 0.1	0.1 0.31 0.31	0.1 0.4 0.4	٧	$I_{OUT} = 100 \mu A$ $I_{OL} = 12 \text{ mA}$ $I_{OL} = 8 \text{ mA}$
I <sub>IN</sub>	Maximum Input Leakage Current @ OE, T/R		5.5	3.6		±0.1	± 1.0	μΑ	$V_{I} = V_{CCA}$ , GND
I <sub>OZA</sub>	Maximum TRI-STATE Output Leakage @ A(n)		5.5	3.6		±0.5	± 5.0	μΑ	$\begin{aligned} & V_{I} = V_{IL}, V_{IH} \\ & \overline{OE} = V_{CCA} \\ & V_{O} = V_{CCA}, GND \end{aligned}$

## DC Electrical Characteristics (Continued)

				74LVX	4245	74LVX4245			
Symbol	Parameter	V <sub>CCA</sub> (V)	V <sub>CCB</sub> (V)	T <sub>A</sub> = -	+ 25°C	$ extsf{T_A} = -40^{\circ} extsf{C} \  extsf{to} + 85^{\circ} extsf{C}$	Units	Conditions	
				Тур	Guara	inteed Limits			
I <sub>OZB</sub>	Maximum TRI-STATE Output Leakage @ B(n)	5.5	3.6		±0.5	±5.0	μΑ	$V_{I} = V_{IL}, V_{IH}$ $\overline{OE} = V_{CCA}$ $V_{O} = V_{CCB}, GND$	
$\Delta I_{CC}$	Maximum I <sub>CCT</sub> /Input @ A(n), T/R, OE	5.5	3.6	1.0	1.35	1.5	mA	$V_{I} = V_{CCA} - 2.1V$	
	Input @ B(n)	5.5	3.6		0.35	0.5	mA	$V_I = V_{CCB} - 0.6V$	
I <sub>CCA</sub>	Quiescent V <sub>CCA</sub> Supply Current	5.5	3.6		8	80	μΑ	$ \begin{aligned} &A(n) = V_{CCA}  or  GND \\ &B(n) = V_{CCB}  or  GND, \\ &\overline{OE} = GND  T/\overline{R} = GND \end{aligned} $	
I <sub>CCB</sub>	Quiescent V <sub>CCB</sub> Supply Current	5.5	3.6		5	50	μΑ	$ \begin{aligned} & A(n) = V_{CCA} \text{ or GND} \\ & B(n) = V_{CCB} \text{ or GND,} \\ & \overline{OE} = \text{GND T/}\overline{R} = V_{CCA} \end{aligned} $	
V <sub>OLPA</sub> V <sub>OLPB</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0 5.0	3.3 3.3		1.5 0.8		V	(Notes 1, 2)	
V <sub>OLVA</sub> V <sub>OLVB</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0 5.0	3.3 3.3		-1.2 -0.8		V	(Notes 1, 2)	
V <sub>IHDA</sub> V <sub>IHDB</sub>	Minimum High Level Dynamic Input Voltage	5.0 5.0	3.3 3.3		2.0 2.0		V	(Notes 1, 3)	
V <sub>ILDA</sub> V <sub>ILDB</sub>	Maximum Low Level Dynamic Input Voltage	5.0 5.0	3.3 3.3		0.8 0.8		V	(Notes 1, 3)	

 $<sup>\</sup>dagger \text{Maximum}$  test duration 2.0 ms, one output loaded at a time.

Note 1: Worst case package.

Note 3: Max number of Data Inputs (n) switching. (n-1) inputs switching 0V to  $V_{CC}$  level; one output at GND.

Note 3: Max number of Data Inputs (n) switching. (n-1) inputs switching 0V to  $V_{CC}$  level. Input-under-test switching:  $V_{CC}$  level to threshold  $(V_{IHD})$ , OV to threshold  $(V_{ILD})$ , f=1 MHz.

## **AC Electrical Characteristics**

			4LVX42	45	74LVX	74LVX4245		4245	
Symbol Parameters		$T_{A} = +25^{\circ}\text{C}$ $C_{L} = 50 \text{ pF}$ $^{*}\text{V}_{CCA} = 5\text{V}$ $^{**}\text{V}_{CCB} = 3.3\text{V}$			$T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$ $^*\text{V}_{CCA} = 5\text{V}$ $^*\text{V}_{CCB} = 3.3\text{V}$		$T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_{L} = 50 \text{ pF}$ $^{*}\text{V}_{CCA} = 5\text{V}$ $V_{CCB} = 2.7\text{V}$		Units
		Min	Тур	Max	Min	Max	Min	Max	
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation Delay A to B	1.0 1.0	5.1 5.3	8.5 8.5	1.0 1.0	9.0 9.0	1.0 1.0	10.0 10.0	ns
t <sub>PHL</sub>	Propagation Delay B to A	1.0 1.0	5.4 5.5	8.5 8.5	1.0 1.0	9.0 9.0	1.0 1.0	10.0 10.0	ns
t <sub>PZL</sub>	Output Enable Time OE to B	1.0 1.0	6.5 6.7	10.0 10.0	1.0 1.0	10.5 10.5	1.0 1.0	11.5 11.5	ns
t <sub>PZL</sub>	Output Enable Time OE to A	1.0 1.0	5.2 5.8	9.0 9.0	1.0 1.0	9.5 9.5	1.0 1.0	10.0 10.0	ns
t <sub>PHZ</sub>	Output Disable Time OE to B	1.0 1.0	6.0 3.3	9.5 6.5	1.0 1.0	10.0 7.0	1.0 1.0	10.0 7.5	ns
t <sub>PHZ</sub>	Output Disable Time OE to A	1.0 1.0	3.9 2.9	7.0 6.5	1.0 1.0	7.5 7.0	1.0 1.0	7.5 7.5	ns
toshl toshh	Output to Output Skew*** Data to Output		1.0	1.5		1.5		1.5	ns

<sup>\*</sup>Voltage Range 5.0V is 5.0V  $\pm$  0.5V.

## Capacitance


Symbol	Parameter	r	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance		4.5	pF	V <sub>CC</sub> = Open
C <sub>I/O</sub>	Input/Output Capacitance		15	pF	$V_{CCA} = 5.0V$ $V_{CCB} = 3.3V$
C <sub>PD</sub>	Power Dissipation	$B \rightarrow A$	55	pF	$V_{CCA} = 5.0V$
	Capacitance	$A \rightarrow B$	40	pF	$V_{CCB} = 3.3V$

C<sub>PD</sub> is measured at 10 MHz

## 8-Bit Dual Supply Translating Transceiver

The LVX4245 is a dual supply device capable of bidirectional signal translation. This level shifting ability provides an efficient interface between low voltage CPU local bus with memory and a standard bus defined by 5V I/O levels. The device control inputs can be controlled by either the low voltage CPU and core logic or a bus arbitrator with 5V I/O levels

Manufactured on a sub-micron CMOS process, the LVX4245 is ideal for mixed voltage applications such as notebook computers using 3.3V CPU's and 5V peripheral devices.



TL/F/11540-3

<sup>\*\*</sup>Voltage Range 3.3V is 3.3V  $\pm$ 0.3V.


<sup>\*\*\*</sup>Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (toshl) or LOW to HIGH (toshl). Parameter guaranteed by design.

## **Applications: Mixed Mode Dual Supply Interface Solution**

LVX4245 is designed to solve 3V/5V interfacing issues when CMOS devices cannot tolerate I/O levels above their applied  $V_{\rm CC}.$  If an I/O pin of 3V ICs is driven by 5V ICs, the P-Channel transistor in 3V ICs will conduct causing current flow from I/O bus to the 3V power supply. The resulting high current flow can cause destruction of 3V ICs through latchup effects. To prevent this problem, a current limiting resistor is used typically under direct connection of 3V ICs and 5V ICs, but it causes speed degradation.

In a better solution, the LVX4245 configures two different output levels to handle the dual supply interface issues. The "A" port is a dedicated 5V port to interface 5V ICs. The "B" port is a dedicated port to interface 3V ICs. Figure 1 shows how LVX4245 fits into a system with 3V subsystem and 5V subsystem.

This device is also configured as an 8-bit 245 transceiver, giving the designer TRI-STATE capabilities and the ability to select either bidirectional or unidirectional modes. Since the center 20 pins are also pin compatible to 74 series 245, as shown in *Figure 2*, the designer could use this device in either a 3V system or a 5V system without any further work to re-layout the board.



TL/F/11540-4

FIGURE 2. LVX4245 Pin Arrangment is Compatible to 20-Pin 74 Series 245






FIGURE 1. LVX4245 Fits into a System with 3V Subsystem and 5V Subsystem

## 74LVX4245 Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:



## $\textbf{Physical Dimensions} \, \frac{\text{inches}}{\text{millimeters}} \\$



24-Lead (0.300" Wide) Small Outline Package (WM) Order Number 74LVX4245WM or 74LVX4245WMX NS Package Number M24B

#### Physical Dimensions inches (Continued) 0.341 ± 0.003 -A-0.040 ± 0.005 0.152 ± 0.003(TOP) 0.154 ± 0.003(BOT) 0.236 ± 0.005 0.050 ± 0.005 Ø 0.030 ± 0.002 $0.057 \pm 0.002$ 0.026 ± 0.002 0.033 ± 0.002 45° X 0.015 0.063 ± 0.005 0.010 0.007 TYP -c- TYP △ 0.004 5° ± 3° TYP 0.026 ± 0.002 TYP 0.025 TYP SEATING PLANE 0.006 ± 0.002 TYP 0.010 ± 0.002 TYP -MQA24 (REV A) 0.007 M C A S

24-Lead, Molded Shrink Small Outline Package, JEDEC (QSC) (also known as: QSOP) Order Number 74LVX4245QSC or 74LVX4245QSCX **NS Package Number MQA24** 

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor** 

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

**National Semiconductor** Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege etevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 **National Semiconductor** Hong Kong Ltd.

13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408