

# MOS INTEGRATED CIRCUIT $\mu$ PD30200, 30210

### VR4300<sup>TM</sup>, VR4305<sup>TM</sup>, VR4310<sup>TM</sup> 64-BIT MICROPROCESSOR

The μPD30200-100, 30200-133 (VR4300), 30200-80 (VR4305), and 30210 (VR4310) are high-performance, 64bit RISC (Reduced Instruction Set Computer) type VR Series™ microprocessors employing the RISC architecture developed by MIPS™ Technologies Inc.

The VR4300, VR4305, and VR4310 are intended for the high-performance embedded device field and have 32bit system interface buses.

Detailed function descriptions are provided in the following user's manual. Be sure to read this manual before designing.

• VR4300, VR4305, VR4310 User's Manual (U10504E)

#### **FEATURES**

- Employs 64-bit RISC MIPS architecture
- · High-speed operation processing
  - 5-stage pipeline processing
  - · High-speed execution of integer and floating-point operations
  - 48 SPECint92, 36 SPECfp92, 106 MIPS, at 80 MHz operation (μPD30200-80) 60 SPECint92, 45 SPECfp92, 131 MIPS, at 100 MHz operation (μPD30200-100) 80 SPECint92, 60 SPECfp92, 177 MIPS at 133 MHz operation (μPD30200-133, μPD30210-133) 100 SPECint92, 75 SPECfp92, 221 MIPS at 167 MHz operation (μPD30210-167)
- Instruction set compatible with V<sub>R</sub>4000<sup>TM</sup> Series (conforms to MIPS-I/II/III)
- On-chip cache memory (Instruction: 16 Kbytes, Data: 8 Kbytes)
- 32-bit address/data multiplexed bus facilitating system design
- Low power consumption
  - μPD30200-80: 1.5 W (TYP.) (at 80 MHz operation)
  - μPD30200-100, 30200-133: 1.8 W (TYP.) (at 100 MHz operation), 2.4 W (TYP.) (at 133 MHz operation)
  - μPD30210-xxx: 1.9 W (TYP.) (at 133 MHz operation), 2.4 W (TYP.) (at 167 MHz operation)
- Supply voltage:  $3.3 \pm 0.3 \text{ V}$  (µPD30200-80, 30200-100), 3.0 to 3.5 V (µPD30200-133, 30210-×××)

Unless otherwise specified, the VR4300 (µPD30200) is treated as the representative model throughout this document.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability

The mark ★ shows major revised points.

and additional information.



### **APPLICATIONS**

- Embedded controllers
- Page printer controllers
- Amusement game machines, etc.


### ORDERING INFORMATION

Part Number	Package	Maximum Interna	Operating Frequency (MHz)
μPD30200GD-80-LBB	120-pin plastic QFP (28 × 2	28 mm)	80
$\mu$ PD30200GD-100-MBB	120-pin plastic QFP (28 $ imes$ 2	28 mm)	100
$\mu$ PD30200GD-133-MBB	120-pin plastic QFP (28 $ imes$ 2	28 mm)	133
$\mu$ PD30210GD-133-MBB	120-pin plastic QFP (28 $ imes$ 2	28 mm)	133
$\mu$ PD30210GD-167-MBB	120-pin plastic QFP (28 × 2	28 mm)	167

2

#### PIN CONFIGURATION (Top View)

• 120-pin plastic QFP ( $28 \times 28$  mm)  $\mu$ PD30200GD-80-LBB  $\mu$ PD30200GD-100-MBB  $\mu$ PD30200GD-133-MBB  $\mu$ PD30210GD-133-MBB  $\mu$ PD30210GD-167-MBB



**Remark** ( ): Pin name in the  $\mu$ PD30210- $\times\times$ 



#### **PIN NAMES**

ColdReset: Cold Reset DivMode (1:0)Note: Divide Mode EOK: External OK EReq: **External Request** EValid: External Valid Int(4:0): Interrupt Request JTCK: JTAG Clock Input JTDI: JTAG Data In JTDO: JTAG Data Out

JTMS: JTAG Command Signal

MasterClock: Master Clock

NMI: Non-maskable Interrupt Request PLLCap (1:0): Phase Locked Loop Capacitance

PMaster:Processor MasterPReq:Processor RequestPValid:Processor Valid

Reset: Reset

SyncIn: Synchronization Clock Input
SyncOut: Synchronization Clock Output
SysAD(31:0): System Address/Data Bus
SysCmd (4:0): System Command/Data ID Bus

TClock: Transmit Clock
VDD: Power Supply

GND: Ground


VDDP: VDD for PLL

GNDP: GND for PLL

**Note** In the  $\mu$ PD30200-xxx. DivMode (2:0) in the  $\mu$ PD30210-xxx.



### INTERNAL BLOCK DIAGRAM



### **TABLE OF CONTENTS**

1.	PIN FUNCTIONS	7
2.	ELECTRICAL SPECIFICATIONS	g
3.	PACKAGE DRAWING	19
4.	RECOMMENDED SOLDERING CONDITIONS	20
ΑP	PENDIX DIFFERENCES BETWEEN THE Vr4300, Vr4305, Vr4310 AND Vr4100™	21

6



### 1. PIN FUNCTIONS

Pin Name	I/O	Function
SysAD (31:0)	I/O	System address/data bus.  32-bit bus for communication between processor and external agent.
SysCmd (4:0)	I/O	System command/data ID bus.  5-bit bus for communication of commands and data identifiers between processor and external agent.
EValid	Input	External valid.  Signal indicating that external agent has transmitted valid address or data onto SysAD bus and valid command or data identifier onto SysCmd bus.
PValid	Output	Processor valid. Signal indicating that processor has transmitted valid address or data onto SysAD bus and valid command or data identifier onto SysCmd bus.
EReq	Input	External request.  Signal used by external agent to request use of system interface.
PReq	Output	Processor request.  Signal used by processor to request use of system interface. If the processor detects a protocol error, this signal oscillates with the same frequency as SClock (internal), and the system interface hangs up.
PMaster	Output	Processor master. Signal indicating processor controls system interface.
EOK	Input	External OK. Signal indicating that external agent can accept processor request.
Int (4:0)	Input	Interrupt.  General-purpose processor interrupt requests, the input status of which can be confirmed by bits 14 through 10 of cause register.
NMI	Input	Non-maskable interrupt. Interrupt request that cannot be masked.
ColdReset	Input	Cold reset.  Signal that initializes internal status of processor. It can be made active/inactive without synchronizing with the MasterClock.
Reset	Input	Reset. Signal that generates reset exception without initializing internal status of processor.
MasterClock	Input	Master clock.  Clock input signal to processor.
TClock	Output	Transmit-receive signal clock  This is the basic clock for the system interface and is synchronized with the MasterClock.
SyncOut	Output	Synchronization clock output. Output of synchronization clock.
SyncIn	Input	Synchronization clock input. Input of synchronization clock.
JTDI	Input	JTAG data input. Input of JTAG serial data.



Pin Name	I/O			Functio	n			
JTDO	Output	JTAG data outp	out. AG serial data.					
JTMS	Input	JTAG command	d. at input serial data	a is command	data.			
JTCK	Input	JTAG clock inp	ut.					
		Input of JTA	G serial clock. If	the JTAG inte	rface is not u	sed, set it to l	ow level.	
DivMode	Input	Mode setting. Sets frequer	ncy ratio of Maste	rClock, TClock	x, and PClock			
		<ul> <li>DivMode</li> </ul>	(1:0) (V <sub>R</sub> 4300)					
		Example	DivMode (1:0)	MasterClock	PClock	TClock	Ratio	_
		_	00	33.3 MHz	133 MHz	33.3 MHz	1:4:1	Note 1
			01	66.7 MHz	100.0 MHz	66.7 MHz	2:3:2	Note 2
			10	50.0 MHz	100.0 MHz	50.0 MHz	1:2:1	
			11	33.3 MHz	100.0 MHz	33.3 MHz	1:3:1	
		Notes 1. This	setting is allowed	with the 133 I	MHz model o	nly With the	100 MHz	model
			setting is reserved			ny. What are	100 111112	inouoi,
			setting is allowed		MHz model o	nly With the	133 MHz	model
			=		vii iz iiiodei oi	ily. With the	133 WII IZ	illouei,
		เกเรา	setting is reserved	1.				
		5: M 1	(4.0) () (.4005)					
			(1:0) (VR4305)					
		Example _	DivMode (1:0)	MasterClock		TClock	Ratio	-
			00	66.7 MHz	66.7 MHz	66.7 MHz	1:1:1	
			01	_	_	_	Reserved	l
			10	40 MHz	80 MHz	40 MHz	1:2:1	
			11	20 MHz	60 MHz	20 MHz	1:3:1	
		DivMode	(2:0) (VR4310)					
		Example	DivMode (2:0)	MasterClock	PClock	TClock	Ratio	
			000	26.7 MHz	133 MHz	26.7 MHz	1:5:1	-
			001	22.2 MHz	133 MHz	22.2 MHz	1:6:1	
			010	66.7 MHz	167 MHz	66.7 MHz	2:5:2	Note
			011	33.3 MHz	100 MHz	33.3 MHz	1:3:1	Note
			100	33.3 MHz	133 MHz	33.3 MHz	1:4:1	
			101	- 50 0 MH I-	100 M/11-	- 	Reserved	ı
			110	50.0 MHz	100 MHz	50.0 MHz	1:2:1	
			111	33.3 MHz	100 MHz	33.3 MHz	1:3:1	
			ng is allowed with reserved.	n the 167 MHz	model only.	With the 133	MHz mod	el, this
		After power ap	oplication, do no	t change the	value of thes	e pins; other	wise the	operatio
PLLCap (1:0)	-	PLL capacitor. Connect cap	pacitor to adjust in	iternal PLL.				
VDDP	-	PLL V <sub>DD</sub> .  Power supp	ly for internal PLL					
GNDP	-	PLL GND. Ground for i	nternal PLL.					
/ <sub>DD</sub>	_	Positive power	supply pin.					
SND	_	Ground pin.						

#### 2. ELECTRICAL SPECIFICATIONS

#### Absolute Maximum Ratings ( $T_A = 25^{\circ}C$ )

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V <sub>DD</sub>		-0.5 to +4.0	٧
Input voltage <sup>Note</sup>	Vı		-0.5 to V <sub>DD</sub> + 0.3	V
		Pulse of less than 10 ns	-1.5 to V <sub>DD</sub> + 0.3	V
Operating case temperature	Tc		0 to +85	°C
Storage temperature	T <sub>stg</sub>		-65 to +150	°C

**Note** The upper limit of the input voltage ( $V_{DD} + 0.3$ ) is +4.0 V.

Cautions 1. Do not short circuit two or more outputs at the same time.

2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
The specifications and conditions shown in the following DC Characteristics and AC Characteristics are the range within which the product can normally operate and the quality can be guaranteed.

DC Characteristics (Tc = 0 to +85°C, V<sub>DD</sub> = 3.3  $\pm$ 0.3 V):  $\mu$ PD30200-80, 30200-100 (Tc = 0 to +85°C, V<sub>DD</sub> = 3.0 to 3.5 V):  $\mu$ PD30200-133, 30210- $\times\times$ 

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Output voltage, high	Vон	Іон = -400	μΑ	2.4		V
Output voltage, high <sup>Note 1</sup>	Vонс	Іон = -400	μΑ	2.7		V
Output voltage, low	Vol	loL = 2.5 m	A		0.4	V
Input voltage, high	ViH			2.0	V <sub>DD</sub> + 0.3	V
Input voltage, low	VIL			-0.5	+0.8	٧
		Pulse of les	ss than 10 ns	-1.5	+0.8	V
Input voltage, high <sup>Note 2</sup>	Vihc			0.8V <sub>DD</sub>	V <sub>DD</sub> + 0.3	V
Input voltage, lowNote 2	VILC			-0.5	0.2V <sub>DD</sub>	V
		Pulse of les	ss than 10 ns	-1.5	0.2V <sub>DD</sub>	V
Supply current	IDD	μPD30200	at 80 MHz operation		0.60	Α
			at 100 MHz operation		0.67	Α
			at 133 MHz operation		0.90	Α
		μPD30210	at 133 MHz operation		0.69	Α
			at 167 MHz operation		0.85	Α
Input leakage current, high	Ішн	Vı = Vdd			10	μΑ
Input leakage current, low	LIL	V1 = 0 V			-10	μΑ
Output leakage current, high	Ісон	Vo = VDD			20	μΑ
Output leakage current, low	ILOL	Vo = 0 V			-20	μΑ

Notes 1. Applied to the TClock pin.

2. Applied to the MasterClock pin only.

**Remark** The operating supply current is almost proportional to the operating clock frequency.



#### Capacitance ( $T_A = 25^{\circ}C$ , $V_{DD} = 0 V$ )

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Input capacitance	Cln	fc = 1 MHz		10	pF
Output capacitance	Cout	Unmeasured pins returned to 0 V.		10	pF

AC Characteristics (Tc = 0 to +85°C, V<sub>DD</sub> = 3.3  $\pm$ 0.3 V):  $\mu$ PD30200-80, 30200-100 (Tc = 0 to +85°C, V<sub>DD</sub> = 3.0 to 3.5 V):  $\mu$ PD30200-133, 30210- $\times\times$ 

#### **Clock Parameters**

#### (1) $\mu$ PD30200- $\times\times$

Parameter	Symbol	Conditions	μPD30	200-80	μPD302	200-100	μPD30200-133		Unit
i alametei	Symbol	Conditions	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Oille
Master clock high-level width	tMCkHigh		3.5		3.5		3.5		ns
Master clock low-level width	tMCkLow		3.5		3.5		3.5		ns
Master clock frequency Note		DivMode = 1:1	20	66.7	-	-	-	_	MHz
		DivMode = 1:2	20	66.7	20	66.7	34	66.7	MHz
		DivMode = 2:3	_	-	20	66.7	-	_	MHz
		DivMode = 1:3	20	66.7	20	66.7	24	66.7	MHz
		DivMode = 1:4	_	-	-	-	20	66.7	MHz
Master clock cycle	<b>t</b> MCkP	DivMode = 1:1	15	50	-	-	-	_	ns
		DivMode = 1:2	15	50	15	50	15	29	ns
		DivMode = 2:3	_	-	15	50	-	_	ns
		DivMode = 1:3	15	50	15	50	15	41	ns
		DivMode = 1:4	_	-	-	-	15	50	ns
Clock jitter	tMCJitter			±500		±500		±500	ps
Master clock rise time	tMCRise			4.0		4.0		4.0	ns
Master clock fall time	<b>t</b> MCFall			4.0		4.0		4.0	ns
JTAG clock cycle	<b>t</b> JTAGCkP		4 × tmckP		4 × tmckp		4 × tmckP		ns

**Note** The operation of the internal PLL of the  $\mu$ PD30200- $\times\times$  is guaranteed. The RP mode is supported only by  $\mu$ PD30200-80 and 30200-100 and guaranteed when the master clock frequency is 40 MHz or higher.

### (2) $\mu$ PD30210- $\times\times$

Parameter	Symbol	Conditions	μPD302	210-133	μPD302	210-167	Unit
raidinotor	Cymbol	Conditions	MIN.	MAX.	MIN.	MAX.	Oille
Master clock high-level width	<b>t</b> MCkHigh		3.5		3.5		ns
Master clock low-level width	tMCkLow		3.5		3.5		ns
Master clock frequency Note		DivMode = 2.0	50	66.7	50	83.3	MHz
		DivMode = 2.5	_	-	40	66.7	MHz
		DivMode = 3.0	33.3	44.4	33.3	55.6	MHz
		DivMode = 4.0	25	33.3	25	41.7	MHz
		DivMode = 5.0	20	26.7	20	33.3	MHz
		DivMode = 6.0	20	22.2	20	27.8	MHz
Master clock cycle	<b>t</b> MCkP	DivMode = 2.0	15	20	15	20	ns
		DivMode = 2.5	_	-	15	25	ns
		DivMode = 3.0	22	30	18	30	ns
		DivMode = 4.0	30	40	24	40	ns
		DivMode = 5.0	37	50	30	50	ns
		DivMode = 6.0	45	50	36	50	ns
Clock jitter	tMCJitter			±500		±500	ps
Master clock rise time	tMCRise			4.0		4.0	ns
Master clock fall time	tmCFall			4.0		4.0	ns
JTAG clock cycle	<b>t</b> JTAGCkP		4 × tmckP		4 × tmckP		ns

**Note** The operation of the internal PLL of the  $\mu$ PD30210- $\times\times$  is guaranteed. The RP mode is not supported by the  $\mu$ PD30210- $\times\times$ .



#### **System Interface Parameters**

### (1) $\mu$ PD30200-80 (Tc = 0 to 85°C, VDD = 3.3 $\pm$ 0.3 V)

Parameter	Symbol Conditions		At 66.7 MHz InputNote 3		At 40 MHz InputNote 3		At 33.3 MH	Unit	
. arameter	,	oonamone	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	J
Data output delay time Note 1	tDO	C <sub>L</sub> = 50 pF	2.0	8.0	2.0	8.0	2.0	8.0	ns
Data setup delay timeNote 1	tos		3.5		3.5		3.5		ns
Data hold delay time Note 1	tон		1.5		1.5		1.5		ns
Clock rise timeNote 2	<b>t</b> CORise	C <sub>L</sub> = 50 pF		4.0		4.0		4.0	ns
Clock fall timeNote 2	<b>t</b> COFall			4.0		4.0		4.0	ns
Clock high-level width Note 2	<b>t</b> COHigh		3.5		8.5		11.0		ns
Clock low-level widthNote 2	tcoLow		3.5		8.5		11.0		ns

Notes 1. Applied to all interface pins.

2. Applied to TClock pin.

3. Master clock frequency (example)

#### (2) $\mu$ PD30200-100 (Tc = 0 to 85°C, VDD = 3.3 $\pm$ 0.3 V)

Parameter	Symbol	Condition	At 66.7 MHz InputNote 4		At 62.5 MHz InputNote 4		At 50 MHz InputNote 4		At 33.3 MHz InputNote 4		Unit
. arameter	,		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data output delay time Note 1	tDO	C <sub>L</sub> = 50 pF	2.0	8.0	2.0	8.0	2.0	8.0	2.0	8.0	ns
Data setup delay timeNote 1	tos		3.5		3.5		3.5		3.5		ns
Data hold delay timeNote 1	tон		1.5		1.5		1.5		1.5		ns
Mode data setup time Note 2	tmds		3.5		3.5		3.5		3.5		ns
Clock rise time <sup>Note 3</sup>	<b>t</b> CORise	C <sub>L</sub> = 50 pF		4.0		4.0		4.0		4.0	ns
Clock fall timeNote 3	<b>t</b> COFall			4.0		4.0		4.0		4.0	ns
Clock high-level widthNote 3	<b>t</b> COHigh		3.5		4.0		6.0		11.0		ns
Clock low-level widthNote 3	tcoLow		3.5		4.0		6.0		11.0		ns

Notes 1. Applied to all interface pins (except DivMode (1:0) pin).

2. Applied to DivMode (1:0) pin.

3. Applied to TClock pin.

4. Master clock frequency (example)



#### (3) $\mu$ PD30200-133 (Tc = 0 to 85°C, V<sub>DD</sub> = 3.0 to 3.5 V)

Parameter	Symbol	Conditions	At 66.7 MHz InputNote 4		At 44.4 MHz InputNote 4		At 33.3 MHz InputNote 4		Unit
	<b>G</b> y <b>G</b>		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	0
Data output delay time Note 1	t₀o	C <sub>L</sub> = 50 pF	2.0	8.0	2.0	8.0	2.0	8.0	ns
Data setup delay time <sup>Note 1</sup>	tos		3.5		3.5		3.5		ns
Data hold delay timeNote 1	tон		1.5		1.5		1.5		ns
Mode data setup timeNote 2	tmds		3.5		3.5		3.5		ns
Clock rise time <sup>Note 3</sup>	tCORise	C <sub>L</sub> = 50 pF		4.0		4.0		4.0	ns
Clock fall timeNote 3	tcoFall			4.0		4.0		4.0	ns
Clock high-level widthNote 3	<b>t</b> COHigh		3.5		7.2		11.0		ns
Clock low-level width Note 3	tcoLow		3.5		7.2		11.0		ns

Notes 1. Applied to all interface pins (except DivMode (1:0) pin).

- 2. Applied to DivMode (1:0) pin.
- 3. Applied to TClock pin.
- 4. Master clock frequency (example)

#### (4) $\mu$ PD30210- $\times\times$ (Tc = 0 to 85°C, V<sub>DD</sub> = 3.0 to 3.5 V)

Parameter	Symbol		Conditions	At 66.7 MHz InputNote 3		At 33.3 MHz Input <sup>Note 3</sup>		Unit
a didinoto.				MIN.	MAX.	MIN.	MAX.	
Data output delay time Note 1	t□o	C∟ = 50 pF	at 133 MHz operation	2.0	8.0	2.0	8.0	ns
			at 167 MHz operation	1.5	8.0	1.5	8.0	
Data setup delay time <sup>Note 1</sup>	tos			3.5		3.5		ns
Data hold delay timeNote 1	tон			1.5		1.5		ns
Clock rise timeNote 2	<b>t</b> CORise	C∟ = 50 pF			4.0		4.0	ns
Clock fall timeNote 2	<b>t</b> COFall				4.0		4.0	ns
Clock high-level width Note 2	<b>t</b> COHigh			3.5		11.0		ns
Clock low-level width Note 2	tcoLow			3.5		11.0		ns


- Notes 1. Applied to all interface pins.
  - 2. Applied to TClock pin.
  - 3. Master clock frequency (example)

#### **Load Coefficient**


Parameter	Symbol	Conditions	Rating		Unit
i arameter			MIN.	MAX.	Offic
Load coefficient	CLD			2	ns/25 pF



#### **Test Conditions**





#### **Test Load**




### **Timing Charts**

### **Clock timing**






#### Clock jitter



**Note** If SyncOut and SyncIn are connected with the shortest path, the point of TClock = 50% is the point of MasterClock = 50%.


**Remark** To match the MasterClock edge, make the load capacitance of the SyncIn/SyncOut path the same as that of TClock.

### System interface edge timing






### **Clocking relationships**



#### Power-on reset timing




**Notes 1.** In the  $\mu$ PD30200-xxx. DivMode (2:0) in the  $\mu$ PD30210-xxx.

**2.** In the  $\mu$ PD30200-100 and 30200-133. tos in the  $\mu$ PD30200-80 and 30210-xxx.


17



#### **Cold reset timing**




### Software reset timing





### 3. PACKAGE DRAWING

### **120 PIN PLASTIC QFP (28x28)**



detail of lead end





#### NOTE

Each lead centerline is located within 0.15 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS				
Α	32.0±0.3				
В	28.0±0.2				
С	28.0±0.2				
D	32.0±0.3				
F	2.4				
G	2.4				
Н	$0.37^{+0.08}_{-0.07}$				
1	0.15				
J	0.8 (T.P.)				
K	2.0±0.2				
L	0.8±0.2				
М	$0.17^{+0.08}_{-0.07}$				
N	0.1				
Р	3.2				
Q	0.1±0.1				
R	5°±5°				
S	3.3±0.2				
DAGGED ON LDD MDD O					

P120GD-80-LBB, MBB-2



#### 4. RECOMMENDED SOLDERING CONDITIONS

The products should be soldered and mounted under the following recommended conditions.

For the details of the recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact your NEC representative.

Table 4-1. Surface Mounting Type Soldering Conditions

μPD30200GD-80-LBB: 120-pin plastic QFP (28 × 28 mm) μPD30200GD-100-MBB: 120-pin plastic QFP (28 × 28 mm) μPD30200GD-133-MBB: 120-pin plastic QFP (28 × 28 mm) μPD30210GD-×××-MBB: 120-pin plastic QFP (28 × 28 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol	
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Two times or less, Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 36 hours.)	IR35-367-2	
VPS	Package peak temperature: 215°C, Time: 40 seconds max, (at 200°C or higher), Count: Two times or less, Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 36 hours.)	VP15-367-2	
Wave soldering	Solder bath temperature: 260°C max., Time: 10 seconds max., Count: Once, Preheating temperature: 120°C max. (package surface temperature), Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 36 hours)	WS60-367-1	
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)		

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

20



#### APPENDIX DIFFERENCES BETWEEN THE VR4300, VR4305, VR4310 AND VR4100™

Parameter		Vr4300	V <sub>R</sub> 4305	V <sub>R</sub> 4310	V <sub>R</sub> 4100	
System bus	Write data transfer	Two buses (D/Dxx)			Four buses (D/D×/D××/D×××)	
Initial value setting pins at reset time  Block write access		DivMode (1:0)  (Can be set on power application only)  DivMode (2:0)  (Can be set on power application only)			BigEndian, Div2, HizParity	
		Sequential ordering	Subblock ordering			
	State after final data write	Final data retained	End of access			
	Non-cache high-speed write	Provided	Provided (Set with a register)			
CPU	Corresponding instructions	MIPS I, II, and III instruction sets			MIPS I, II, III instruction sets plus sum-of-products arithmetic	
Cache memory	Data protection	None			Word parity (instructions), byte parity (data)	
JTAG interface		Provided	None			
SyncOut-SyncIn path		Provided			None	
Clock interface	Input vs. internal multiplication rate	1.5 <sup>Note 1</sup> , 2, 3, 4 <sup>Note 2</sup>	1, 2, 3	2, 2.5 <sup>Note 3</sup> , 3, 4, 5, 6	4	
	Internal vs. bus frequency division rate	1.5 <sup>Note 1</sup> , 2, 3, 4 <sup>Note 2</sup>	1, 2, 3	2, 2.5 <sup>Note 3</sup> , 3, 4, 5, 6	1, 2	
Power mode	Low-power mode	Pipeline/system bus operated at a None quarter of the normal rateNote4		None		
	Wait mode	None			Three types	
PRId register		Imp = 0×0B			Imp = 0×0C	

- **Notes** 1. The 1.5 times frequency setting is allowed with the 100 MHz model only. (With the 133 MHz model, this setting is reserved.)
  - **2.** The 4 times frequency setting is allowed with the 133 MHz model only. (With the 100 MHz model, this setting is reserved.)
  - **3.** The 2.5 times frequency setting is allowed with the 167 MHz model only. (With the 133 MHz model, this setting is reserved.)
  - 4. Not supported by the 133 MHz model of the  $V_R$  4300.

#### **NOTES FOR CMOS DEVICES -**

#### 1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

#### (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

#### (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

VR4000, VR4100, VR4300, VR4305, VR4310, and VR Series are trademarks of NEC Corporation. MIPS is a trademark of MIPS Technologies Inc.

## **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- · Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

#### **NEC Electronics Inc. (U.S.)**

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

#### **NEC Electronics (Germany) GmbH**

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

#### **NEC Electronics (UK) Ltd.**

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

#### **NEC Electronics Italiana s.r.l.**

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

#### **NEC Electronics (Germany) GmbH**

Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

#### **NEC Electronics (France) S.A.**

Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

#### **NEC Electronics (France) S.A.**

Spain Office Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860

#### **NEC Electronics (Germany) GmbH**

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

#### NEC Electronics Hong Kong Ltd.

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

#### **NEC Electronics Hong Kong Ltd.**

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

#### **NEC Electronics Singapore Pte. Ltd.**

United Square, Singapore 1130 Tel: 65-253-8311 Fax: 65-250-3583

#### **NEC Electronics Taiwan Ltd.**

Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951

#### **NEC do Brasil S.A.**

Electron Devices Division Rodovia Presidente Dutra, Km 214 07210-902-Guarulhos-SP Brasil Tel: 55-11-6465-6810

Fax: 55-11-6465-6829

J99.1

Exporting this product or equipment that includes this product may require a governmental license from the U.S.A. for some countries because this product utilizes technologies limited by the export control regulations of the U.S.A.

- The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
- No part of this document may be copied or reproduced in any form or by any means without the prior written
  consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in
  this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property
  rights of third parties by or arising from use of a device described herein or any other liability arising from use
  of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other
  intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
  - "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.
  - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

M7 98.8