


#### Features

- 8 constant-current output channels
- I Output current adjustable through an external resistor
- I Output current gain programmable for White Balance
- I Constant output current range: 5 -120 mA
- Excellent output current accuracy, between channels < ±4% (max.), and between ICs < ±6% (max.).</li>
- I Constant output current invariant to load voltage change
- Fast response of output current,  $\overline{OE}$  (min.): 400 ns
- I 25MHz clock frequency
- I Schmitt trigger input
- I 5V supply voltage



Current	Accuracy	Conditions			
Between Channels Between ICs		Conditions			
< ±4%	< ±6%	$I_{\text{OUT}}$ = 10 mA to 60 mA, $V_{\text{DS}}$ = 0.6V			
< ±6%	< ±12%	$I_{OUT}$ = 60 mA to100 mA, $V_{DS}$ = 0.8V			

### **Product Description**

MBI5170 succeeds MBI5168 and is designed for LED displays with Gain Control extension. MBI5170 exploits PrecisionDrive<sup>™</sup> technology to enhance its output characteristics. MBI5170 contains a serial buffer and data latches, which convert serial input data into parallel output format. At MBI5170 output stage, eight regulated current ports are designed to provide constant current sinks for driving LEDs within a wide range of Vf variations.

MBI5170 provides users with great flexibility and device performance while using MBI5170 in their LED panel system design. Users may adjust the output current from 5 mA to 120 mA through an external resistor  $R_{ext}$ , which gives users flexibility in controlling the light intensity of LEDs. MBI5170 guarantees to endure maximum 17V at the output port. The high clock frequency, 25 MHz, also satisfies the system requirements of high volume data transmission.

MBI5170 also exploits Share-I-O<sup>™</sup> technology and is backward compatible with MBI5168 in both electrical characteristics and package aspect. To utilize the Current Adjust feature with Share-I-O<sup>™</sup> technology, users may not need to change the printed circuit board originally for MBI5168. To enter a special function mode- Current Adjust mode, users just need to set a sequence of signals on LE(CA1),  $\overline{OE}$  (CA2) and CLK input pins. Normally, the output current can be regulated only through an external resistor. In addition, in the Current Adjust mode, the output current can be software-programmable by a system controller. The system controller adjusts the output current by sending a 7-bit Current Adjust code to 8-bit Configuration Latch through MBI5170 SDI pin. The code will be latched and effective to control the output current regulator. A fine adjustment of the output current could be achieved by a gain ranging from 0.5 to 2 with 128 fine steps. By setting another sequence of signals on LE(CA1),  $\overline{OE}$  (CA2) and CLK input pins, MBI5170 may resume to a Normal mode and perform as MBI5168. The Shift Register, with SDI, SDO, and CLK, carries the image data as usual.

A Share-I-O<sup>™</sup> technique is specifically applied to MBI5170. By means of the Share-I-O<sup>™</sup> technique, an additionally effective function, Current Gain, can be added to LED drivers, however, without any extra pins. Thus, MBI5170 could be a drop-in replacement of MBI5168. The printed circuit board originally designed for MBI5168 may be also applicable for MBI5170.


For MBI5170, the pin 4, LE(CA1), and the pin 21,  $\overline{OE}$  (CA2), can be acted as different functions as follows:

Pin Device Nam	e MBI5170
Function Description of Pin 4	LE + Error Detection (CA1)
Function Description of Pin 13	OE + Error Detection (CA2)


#### **Terminal Description**

PIN NO.	PIN NAME	FUNCTION				
1	GND	Ground terminal for control logic and current sink				
2	SDI	Serial-data input to the Shift Register				
3	CLK	Clock input terminal for data shift on rising edge				
		Data strobe input terminal				
4	LE(CA1)	Serial data is transferred to the respective latch when LE(CA1) is high. The data is latched when LE(CA1) goes low.				
		Also, a control signal input for Current Adjust mode (See <b>Timing Diagram</b> )				
5-12	$\overline{OUT0} \sim \overline{OUT7}$	Constant current output terminals				
13	OE (CA2)	Output enable terminal When (active) low, the output drivers are enabled; when high, all output drivers are turned OFF (blanked).				
		Also, a second control signal input for Current Adjust mode (See <b>Timing</b> <b>Diagram</b> )				
14	SDO	Serial-data output to the following SDI of next driver IC				
15	R-EXT	Input terminal used to connect an external resister for setting up all output current				
16	VDD	5V supply voltage terminal				


#### **Pin Description**




## **Block Diagram**




## Equivalent Circuits of Inputs and Outputs







LE(CA1) terminal










## **Timing Diagram**


### Normal Mode



## Truth Table (In Normal Mode)


CLK	LE	OE	SDI	OUT0 OUT5 OUT 7	SDO
	Н	L	D <sub>n</sub>	Dn Dn - 5 Dn - 7	D <sub>n-7</sub>
	L	L	D <sub>n+1</sub>	No Change	D <sub>n-6</sub>
	н	L	D <sub>n+2</sub>	$\overline{Dn+2}$ $\overline{Dn-3}$ $\overline{Dn-5}$	D <sub>n-5</sub>
T.	Х	L	D <sub>n+3</sub>	$\overline{Dn+2} \dots \overline{Dn-3} \dots \overline{Dn-5}$	D <sub>n-5</sub>
	х	Н	D <sub>n+3</sub>	Off	D <sub>n-5</sub>

### Entering Current Adjust Mode



The signal sequence makes MBI5170 enter a Current Adjust mode.


### Writing Configuration Code



#### Note:

Pin $\overline{OE}$  (CA2) always enables the output port no matter MBI5170 enters a Current Adjust mode or not. When entering the Current Adjust mode, by sending the positive pulse of LE(CA1), the content of the Shift Register, a Current Adjust code, will be written to the 8-Bit Configuration Latch.

#### Resuming to Normal Mode



The signal sequence makes MBI5170 resume to a Normal mode.

#### Note:

If users want to know the whole process, that is how to enter a Current Adjust mode, write Current Adjust codes and resume to a Normal mode, please refer to the contents in **Application Information**.

# Maximum Ratings

CHARACTE	RISTIC	SYMBOL	RATING	UNIT
Supply Voltage		V <sub>DD</sub>	0~7.0	V
Input Voltage		V <sub>IN</sub>	-0.4~V <sub>DD</sub> + 0.4	V
Output Current		I <sub>OUT</sub>	+120	mA
Output Voltage		V <sub>DS</sub>	-0.5~+20.0	V
Clock Frequency		F <sub>CLK</sub>	25	MHz
GND Terminal Current		I <sub>GND</sub>	960	mA
	CN – type		1.64	
Power Dissipation (On PCB, Ta=25°C)	CD – type	P <sub>D</sub>	1.06	W
(0111 00, 14-20 0)	CP – type		0.88	
	CN – type		76	
Thermal Resistance (On PCB, Ta=25°C)	CD – type	R <sub>th(j-a)</sub>	117	°C/W
(0111 02, 14-20 0)	CP – type		141	
Operating Temperature		T <sub>opr</sub>	-40~+85	°C
Storage Temperature		T <sub>stg</sub>	-55~+150	°C


# **Recommended Operating Conditions**

CHARACTERISTIC	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V <sub>DD</sub>	-	4.5	5.0	5.5	V
Output Voltage	V <sub>DS</sub>	OUT0~ OUT7	-	-	17.0	V
	I <sub>OUT</sub>	DC Test Circuit	5	-	120	mA
Output Current	I <sub>OH</sub>	SDO	-	-	-1.0	mA
	I <sub>OL</sub>	SDO	-	-	1.0	mA
Input Voltage	V <sub>IH</sub>	$CLK, \overline{OE}$ (CA2), LE(ED1) and SDI	$0.8V_{DD}$	-	V <sub>DD</sub> +0.3	V
input voltage	V <sub>IL</sub>	CLK, OE (CA2), LE(CA1) and SDI	-0.3	-	$0.3V_{DD}$	V
LE(CA1) Pulse Width	$t_{w(L)}$		40	-	-	ns
CLK Pulse Width	$t_{w(CLK)}$		20	-	-	ns
OE (CA2)Pulse Width	t <sub>w(OE)</sub>	Normal Mode V <sub>DD</sub> =4.5~5.5V	400	-	-	ns
Setup Time for SDI	t <sub>su(D)</sub>		5	-	-	ns
Hold Time for SDI	t <sub>h(D)</sub>		10	-	-	ns
Setup Time for LE(CA1)	t <sub>su(L)</sub>		15	-	-	ns
Hold Time for LE(CA1)	t <sub>h(L)</sub>		15	-	-	ns
CLK Pulse Width	$t_{w(CLK)}$		20	-	-	ns
Setup Time for LE(CA1)	t <sub>su(CA1)</sub>		5	-	-	ns
Hold Time for LE(CA1)	t <sub>h(CA1)</sub>	Current Adjust Mode V <sub>DD</sub> =4.5~5.5V	10	-	-	ns
Setup Time for $\overline{OE}$ (CA2)	t <sub>su(CA2)</sub>		5	-	-	ns
Hold Time for OE (CA2)	t <sub>h(CA2)</sub>		10	-	-	ns
Clock Frequency	F <sub>CLK</sub>	Cascade Operation	-	-	25.0	MHz
			-	-	0.85	
Power Dissipation	Dissipation P <sub>D</sub> Ta		-	-	0.55	W
			-	-	0.46	

### **Electrical Characteristics**

CHARACTERISTIC		SYMBOL	COND	DITION	MIN.	TYP.	MAX.	UNIT
	"H" level	V <sub>IH</sub>	Ta = -4	0~85°C	$0.8V_{DD}$	-	V <sub>DD</sub>	V
Input Voltage	"L" level	V <sub>IL</sub>	V <sub>IL</sub> Ta = -40~85°C				$0.3V_{\text{DD}}$	V
Output Leak	age Current	I <sub>он</sub>	V <sub>OH</sub> =	17.0V	-	-	0.5	μA
Output Voltage	SDO	V <sub>OL</sub>	I <sub>OL</sub> =+*	1.0mA	-	-	0.4	V
	300	V <sub>OH</sub>	I <sub>OH</sub> =-1	I.0mA	4.6	-	-	V
Output C	urrent 1	I <sub>OUT1</sub>	V <sub>DS</sub> =0.6V; R <sub>ext</sub> =7	44 Ω; G = 1.984	-	25.0	-	mA
Current	Skew	dl <sub>out1</sub>	I <sub>OUT</sub> =25mA V <sub>DS</sub> =0.6V	R <sub>ext</sub> =744 Ω	-	±1	±4	%
Output C	urrent 2	I <sub>OUT2</sub>	V <sub>DS</sub> =0.6V; R <sub>ext</sub> =372 Ω; G = 1.984		-	50.0	-	mA
Current Skew		dl <sub>OUT2</sub>	$\begin{array}{c c} I_{\text{OUT}} = 50\text{mA} \\ V_{\text{DS}} = 0.6\text{V} \end{array} \hspace{0.5cm} R_{\text{ext}} = 372 \ \Omega \end{array}$		-	±1	±4	%
Output C	urrent 3	I <sub>OUT3</sub>	V <sub>DS</sub> =0.8V; R <sub>ext</sub> =186 Ω; G = 1.984		-	100	-	mA
Current	Skew	dl <sub>out3</sub>	I <sub>OUT</sub> =100mA V <sub>DS</sub> =0.8V R <sub>ext</sub> =186 Ω		-	±1	±6	%
Output Current Output Voltage		%/dV <sub>DS</sub>	$V_{DS}$ within 1.0V and 3.0V		-	±0.1	-	% / V
Output Current Supply Voltage		%/dV <sub>DD</sub>	$V_{\text{DD}}$ within 4.5V and 5.5V		-	±1	-	% / V
Pull-up Resis	tor	R <sub>IN</sub> (up)	OE (	CA2)	250	500	800	KΩ
Pull-down Re	sistor	R <sub>IN</sub> (down)	LE(CA1)		250	500	800	KΩ
		I <sub>DD</sub> (off) 1	R <sub>ext</sub> =Open, OUT0 ~ OUT7 =Off		-	9	-	
	"OFF"	I <sub>DD</sub> (off) 2	$R_{ext}=744 \Omega, \overline{OUTO} \sim \overline{OUT7} = Off$		-	10	-	
Supply Current		I <sub>DD</sub> (off) 3	$R_{ext}=372 \Omega, \overline{OUT0} \sim \overline{OUT7} = Off$		-	11	-	mA
	"വി"	I <sub>DD</sub> (on) 1	$R_{ext}=744 \Omega, \overline{OU}$	T0 ~ OUT7 =On	-	10	-	
	"ON"	I <sub>DD</sub> (on) 2	$R_{ext}$ =372 Ω, $\overline{OUT0} \sim \overline{OUT7}$ =On		-	11	-	

## **Test Circuit for Electrical Characteristics**




#### **Switching Characteristics**

CHARACTER	RISTIC	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
	CLK - OUTn	t <sub>pLH1</sub>		-	50	100	ns
Propagation Delay Time	LE(CA1) - OUTn	t <sub>pLH2</sub>		-	50	100	ns
("L" to "H")	OE (CA2) - OUTn	t <sub>pLH3</sub>		-	20	100	ns
	CLK - SDO	t <sub>pLH</sub>		15	20	-	ns
	CLK - OUTn	t <sub>pHL1</sub>	V <sub>DD</sub> =5.0 V V <sub>DS</sub> =0.8 V	-	100	150	ns
Propagation Delay Time	LE(CA1) - OUTn	t <sub>pHL2</sub>	V <sub>IH</sub> =V <sub>DD</sub>	-	100	150	ns
("H" to "L")	OE (CA2) - OUTn	t <sub>pHL3</sub>	V <sub>IL</sub> =GND R <sub>ext</sub> =366 Ω	-	50	150	ns
	CLK - SDO	$t_{pHL}$	V∟=4.0 V R∟=52 Ω	15	20	-	ns
	CLK	$t_{w(CLK)}$	$C_{L}=10 \text{ pF}$	20	-	-	ns
Pulse Width	LE(CA1)	$t_{w(L)}$		20	-	-	ns
	OE (CA2)	$t_{w(OE)}$		400	-	-	ns
Hold Time for L	E(CA1)	t <sub>h(L)</sub>		5	-	-	ns
Setup Time for	LE(CA1)	t <sub>su(L)</sub>		5	-	-	ns
Maximum CLK Rise Time		t,**		-	-	500	ns
Maximum CLK Fall Time		t <sub>f</sub> **		-	-	500	ns
Output Rise Tim	ne of lout	t <sub>or</sub>		-	70	200	ns
Output Fall Tim	e of lout	t <sub>of</sub>		-	40	120	ns


\*\*If the devices are connected in cascade and t<sub>r</sub> or t<sub>f</sub> is large, it may be critical to achieve the timing required for data transfer between two cascaded devices.


## **Test Circuit for Switching Characteristics**




### **Timing Waveform**

## Normal Mode





## Entering Current Adjust Mode



## **Application Information**


### **Constant Current**

To design LED displays, MBI5170 provides nearly no variations in current from channel to channel and from IC to IC. This can be achieved by:

- 1) While  $I_{OUT} \leq 60$ mA, the maximum current variation between channels is less than ±4%, and that between ICs is less than ±6%.
- 2) In addition, the current characteristic of output stage is flat and users can refer to the figure as shown below. The output current can be kept constant regardless of the variations of LED forward voltages (Vf). This performs as a perfection of load regulation.

### Adjusting Output Current

The output current of each channel ( $I_{OUT}$ ) is set by an external resistor,  $R_{ext}$ . The relationship between  $I_{out}$  and  $R_{ext}$  is shown in the following figure.



Resistance of the external resistor,  $R_{\text{ext}},$  in  $\Omega$ 

Also, the output current in milliamps can be calculated from the equation:

 $I_{OUT}$  is (620 /  $R_{ext}$ ) x 15 x G, approximately,

where  $R_{ext}$ , in  $\Omega$ , is the resistance of the external resistor connected to R-EXT terminal.


Conceptually, G is the digital current gain.

After a power-on status, the default value of G is 1.984.

Based on  $I_{OUT}$  = (620/  $R_{ext}$ ) x 15 x G, thus,  $I_{OUT}$  is (620/  $R_{ext}$ ) x 30

The magnitude of current is around 50mA at 372  $\Omega$  and 25mA at 744  $\Omega.$ 


Entering Current Adjust Mode




Each time the system controller sends the sequence patterns shown above, MBI5170 can enter the Current Adjust mode. During this phase, the system controller can still send data through SDI pin.

The state of  $\overline{OE}$  (CA2) and LE(CA1) is sampled by the rising edge of each CLK. We use "0" and "1" to represent the state of "Voltage Low" and "Voltage High" respectively. The states of the successive five  $\overline{OE}$  (CA2) and LE(CA1) are (1, 0), (0, 0), (1, 0), (1, 1) and (1, 0).

### Writing Configuration Code



After entering the Current Adjust mode, the system controller sends a 7-bit Current Adjust code to 8-bit Shift Register through MBI5170 SDI pin. Then sending LE(CA1) will transfer the contents in the Shift Register to a 8-bit Configuration Latch rather than the 8-bit Output Latch in a Normal mode. The 7-bit Current Adjust code in the Configuration Latch will directly affect the  $I_0$  Regulator by a gain, G. The output current resulted by the gain values will be then defined as: (620/ R<sub>ext</sub>) x 15 x G



#### 8-Bit Configuration Code

		3.			-			
	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
Meaning	-	HC	CC0	CC1	CC2	CC3	CC4	CC5
Default Value	-	1	1	1	1	1	1	1
✓ 7-bit Current Adjust Code →								

Binary Representation of the Current Adjust Code = {HC, CC (0:5]} Gain, G = (1 + HC) x (1 + D/64)/2

where HC is 1 or 0 (HC=0 : Low current band; HC=1 : High current band) and

 $D = CC0 \times 2^{5} + CC1 \times 2^{4} + CC2 \times 2^{3} + CC3 \times 2^{2} + CC4 \times 2^{1} + CC5 \times 2^{0};$ 

So, the Current Adjust Code is a floating number with one bit exponent HC and 6-bit mantissa.


For example,

when the Current Adjust Code is (1,1,1,1,1,1,1)Gain, G =  $(1+1) \times (1+63/64)/2 = 1.984$ 


when the Current Adjust Code is (1,0,0,0,0,0,0)Gain, G =  $(1+1) \times (1+0/64)/2 = 1$ 

when the Current Adjust Code is (0,0,0,0,0,0,0)Gain, G =  $(1+0) \times (1+0/64)/2 = 0.5$ 

After power on, the default value of Current Adjust Code is (1,1,1,1,1,1,1). Thus, G is 1.984. Typically, the output current resulted by the digital current gain, G, is shown as the figure below.



Resuming to Normal Mode




Each time the system controller sends the sequence patterns shown above, MBI5170 can resume to a Normal mode. During this phase, the system controller can still send data through SDI pin.

The state of  $\overline{OE}$  (CA2) and LE(CA1) is sampled by the rising edge of each CLK. We use "0" and "1" to represent the state of "Voltage Low" and "Voltage High" respectively. The states of the successive five  $\overline{OE}$  (CA2) and LE(CA1) are (1, 0), (0, 0), (1, 0), (1, 0) and (1, 0).

After resuming to the Normal mode, the Shift Register is again merely used for conveying the image data sent from the system controller. The gain will always be effective until power off or the Configuration Latch is re-written.

#### <u>MBI5170</u>

#### Timing Chart for Current Adjust Mode (An Example)



### Package Power Dissipation (P<sub>D</sub>)

The maximum allowable package power dissipation is determined as  $P_D(max) = (Tj - Ta) / R_{th(j\cdot a)}$ . When 8 output channels are turned on simultaneously, the actual package power dissipation is  $P_D(act) = (I_{DD} \times V_{DD}) + (I_{OUT} \times Duty \times V_{DS} \times 8)$ . Therefore, to keep  $P_D(act) \leq P_D(max)$ , the allowable maximum output current as a function of duty cycle is:


 $I_{OUT} = \{ \ [ \ (Tj - Ta) \ / \ R_{th(j-a)} \ ] - (I_{DD} \ x \ V_{DD}) \ \} \ / \ V_{DS} \ / \ Duty \ / \ 8, \label{eq:IOUT}$  where  $Tj = 150^{\circ}C.$ 


### Load Supply Voltage (V<sub>LED</sub>)

MBI5168 are designed to operate with V<sub>DS</sub> ranging from 0.4V to 1.0V considering the package power dissipating limits. V<sub>DS</sub> may be higher enough to make  $P_{D(act)} > P_{D(max)}$  when  $V_{LED} = 5V$  and  $V_{DS} = V_{LED} - Vf$ . In this case, it is recommended to use the lowest possible supply voltage or to set an external voltage reducer,  $V_{DROP}$ .

A voltage reducer lets  $V_{DS} = (V_{LED} - Vf) - V_{DROP}$ .


Resistors or Zener diode can be used in the applications as shown in the following figures.






## **Outline Drawings**

#### <u>MBI5170CN</u>



#### MBI5170CD



#### MBI5170CP

