



General Description

The MAX618 CMOS, PWM, step-up DC-DC converter generates output voltages up to 28V and accepts inputs from +3V to +28V. An internal 2A, 0.3Ω switch eliminates the need for external power MOSFETs while supplying output currents up to 500mA or more. A PWM control scheme combined with Idle Mode™ operation at light loads minimizes noise and ripple while maximizing efficiency over a wide load range. No-load operating current is 500µA, which allows efficiency up to 93%.

A fast 250kHz switching frequency allows the use of small surface-mount inductors and capacitors. A shutdown mode extends battery life when the device is not in use. Adaptive slope compensation allows the MAX618 to accommodate a wide range of input and output voltages with a simple, single compensation capacitor.

The MAX618 is available in a thermally enhanced 16pin QSOP package that is the same size as an industrystandard 8-pin SO but dissipates up to 1W. An evaluation kit (MAX618EVKIT) is available to help speed designs.

Features

- ♦ Adjustable Output Voltage Up to +28V
- ♦ Up to 93% Efficiency
- ♦ Wide Input Voltage Range (+3V to +28V)
- ♦ Up to 500mA Output Current at +12V
- **♦** 500µA Quiescent Supply Current
- **♦ 3µA Shutdown Current**
- ♦ 250kHz Switching Frequency
- ♦ Small 1W 16-Pin QSOP Package


Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX618EEE	-40°C to +85°C	16 QSOP

Applications


Automotive-Powered DC-DC Converters Industrial +24V and +28V Systems LCD Displays Palmtop Computers

Pin Configuration



Idle Mode is a trademark of Maxim Integrated Products.

Typical Operating Circuit



NIXIN

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

IN to GND0.3V to +30V
LX to GND0.3V to +30V
VL to GND0.3V to +6V
SHDN, COMP, FB to GND0.3V to (VL + 0.3V)
PGND to GND±0.3V
Continuous Power Dissipation ($T_A = +70$ °C) (Note 1)
16-Pin QSOP (derate 15mW/°C above +70°C)1W

Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10sec)	+300°C

Note 1: With part mounted on 0.9 in.² of copper.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{IN} = +6V, PGND = GND, C_{VL} = 4.7\mu F, T_A = 0^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Voltage	V _{IN}		3		28	V
Supply Current, No Load	I _{IN}	$V_{IN} = 3V$ to 28V, $V_{FB} = 1.6V$, $\overline{SHDN} = VL$		500	700	μΑ
Supply Current, Full Load, VL Connected to IN	I _{IN}	$V_{IN} = 3V$ to 5.5V, $V_{FB} = 1.4V$, $\overline{SHDN} = VL = IN$		5	6.5	mA
Supply Current, Full Load	I _{IN}	$V_{IN} = 3.4 \text{V to } 28 \text{V}, \text{ V}_{FB} = 1.4 \text{V}, \overline{\text{SHDN}} = \text{VL}, \\ V_{VL} < V_{IN}$		2.5	3.5	mA
Shutdown Supply Current	I _{IN}	V _{IN} = 28V, V _{FB} = 1.6V, SHDN = GND		3	8	μΑ
VL Output Voltage	V _V L	V _{IN} = 3.5V or 28V, no load	2.9	3.05	3.2	V
VL Load Regulation	ΔV_{VL}	$I_{LOAD} = 0$ to 2mA, $V_{FB} = 1.6V$		25	40	mV
VL Undervoltage Lockout		Rising edge, 1% hysteresis	2.58	2.7	2.8	V
FB Set Voltage	V _{FB}		1.47	1.5	1.53	V
FB Input Bias Current	I _{FB}	V _{FB} = 1.6V		1	50	nA
Line Regulation	$\Delta V_{ ext{OUT}}$	$V_{IN} = 3V$ to 6V, $V_{OUT} = 12V$		0.01	0.08	%/V
Load Regulation	ΔV _{OUT}	V _{OUT} = 12V, I _{LOAD} = 10mA to 500mA		0.2		%
LX Voltage	V _L X				28	V
LX Switch Current Limit	I _{LXON}	PWM mode	1.7	2.2	2.7	А
Idle Mode Current-Limit Threshold			0.25	0.35	0.45	А
LX On-Resistance	R _{LXON}			0.3	0.6	Ω
LX Leakage Current	ILXOFF	$V_{LX} = 28V$		0.02	10	μΑ
COMP Maximum Output Current	ICOMP	FB = GND	100	200		μΑ
COMP Current vs. FB Voltage Transconductance		ΔFB = 0.1V	0.8	1		mmho
SHDN Input Logic Low	VIL				0.8	V
SHDN Input Logic High	V _{IH}		2.0			V
Shutdown Input Current		SHDN = GND or VL			1	μΑ
Switching Frequency	f		200	250	300	kHz
Maximum Duty Cycle	DC		90	95		%

ELECTRICAL CHARACTERISTICS


 $(V_{IN} = +6V, PGND = GND, C_{VL} = 4.7 \mu F, T_A = -40 ^{\circ}C \text{ to } +85 ^{\circ}C, \text{ unless otherwise noted.})$ (Note 2)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Voltage	VIN		3		28	V
Supply Current, No Load	I _{IN}	$V_{IN} = 3V$ to 28V, $V_{FB} = 1.6V$, $\overline{SHDN} = VL$			800	μA
Supply Current, Full Load, VL Connected to IN	I _{IN}	$V_{IN} = 3V$ to 5.5, $V_{FB} = 1.4V$, $\overline{SHDN} = VL = IN$			7.5	mA
Supply Current, Full Load	I _{IN}	$V_{IN} = 3.4 V$ to 28V, $V_{FB} = 1.4 V$, $\overline{SHDN} = VL$, $VL < V_{IN}$			4	mA
Supply Current Shutdown	I _{IN}	V _{IN} = 28V, V _{FB} = 1.6V, SHDN = GND			10	μA
VL Output Voltage	V _V L	V _{IN} = 3.5V or 28V, no load	2.85		3.3	V
VL Undervoltage Lockout	V _V L	Rising edge, 1% hysteresis	2.55		2.85	V
FB Set Voltage	V _{FB}		1.455		1.545	V
LX Voltage Range	V _{LXON}				28	V
LX Switch Current Limit	I _{LXON}	PWM mode	1.4		3	А
LX On-Resistance	R _{LXON}				0.6	Ω
Switching Frequency	f		188		312	kHz

Note 2: Specifications to -40°C are guaranteed by design, not production tested.

_Typical Operating Characteristics


(Circuit of Figure 1, $T_A = +25$ °C.)





Typical Operating Characteristics (continued)

(Circuit of Figure 1, $T_A = +25$ °C.)



 $V_{IN} = 5V$, $V_{OUT} = 12V$, $I_{LOAD} = 500mA$

5ms/div

 $V_{IN} = 5V$, $V_{OUT} = 12V$

10 11 12

2 3 5 6 7 8 9

INPUT VOLTAGE (V)

Pin Description

PIN	NAME	FUNCTION
1, 8, 9, 12, 16	GND	Ground
2, 3, 4	LX	Drain of internal N-channel switch. Connect the inductor between IN and LX.
5	SHDN	Shutdown Input. A logic low puts the MAX618 in shutdown mode and reduces supply current to 3μA. SHDN must not exceed VL. In shutdown, the output falls to V _{IN} less one diode drop.
6	COMP	Compensation Input. Bypass to GND with the capacitance value shown in Table 2.
7	FB	Feedback Input. Connect a resistor-divider network to set V _{OUT} . FB threshold is 1.5V.
10	IN	LDO Regulator Supply Input. IN accepts inputs up to +28V. Bypass to GND with a $1\mu F$ ceramic capacitor as close to pins 10 and 12 as possible.
11	VL	Internal 3.1V LDO Regulator Output. Bypass to GND with a 4.7µF capacitor.
13, 14, 15	PGND	Power Ground, source of internal N-channel switch




Figure 1. Single-Supply Operation

Detailed Description

The MAX618 pulse-width modulation (PWM) DC-DC converter with an internal 28V switch operates in a wide range of DC-DC conversion applications including boost, SEPIC, and flyback configurations. The MAX618 uses fixed-frequency PWM operation and Maxim's proprietary Idle Mode control to optimize efficiency over a wide range of loads. It also features a shutdown mode to minimize quiescent current when not in operation.

PWM Control Scheme and Idle Mode Operation

The MAX618 combines continuous-conduction PWM operation at medium to high loads and Idle Mode operation at light loads to provide high efficiency over a wide range of load conditions. The MAX618 control scheme actively monitors the output current and automatically switches between PWM and Idle Mode to optimize efficiency and load regulation. Figure 2 shows a functional diagram of the MAX618's control scheme.

The MAX618 normally operates in low-noise, continuous-conduction PWM mode, switching at 250kHz. In PWM mode, the internal MOSFET switch turns on with each clock pulse. It remains on until either the error comparator trips or the inductor current reaches the 2A switch-current limit. The error comparator compares the feedback-error signal, current-sense signal, and slope-compensation signal in one circuit block. When the switch turns off, energy transfers from the inductor to




Figure 2. Functional Diagram

the output capacitor. Output current is limited by the 2A MOSFET current limit and the MAX618's package power-dissipation limit. See the *Maximum Output Current* section for details.

In Idle Mode, the MAX618 improves light-load efficiency by reducing inductor current and skipping cycles to reduce the losses in the internal switch, diode, and inductor. In this mode, a switching cycle initiates only when the error comparator senses that the output voltage is about to drop out of regulation. When this occurs, the NMOS switch turns on and remains on until the inductor current exceeds the nominal 350mA Idle Mode current limit.

Refer to Table 1 for an estimate of load currents at which the MAX618 transitions between PWM and Idle Mode.

Compensation Scheme

Although the higher loop gain of voltage-controlled architectures tends to provide tighter load regulation, current-controlled architectures are generally easier to compensate over wide input and output voltage

ranges. The MAX618 uses both control schemes in parallel: the dominant, low-frequency components of the error signal are tightly regulated with a voltage-control loop, while a current-control loop improves stability at higher frequencies. Compensation is achieved through the selection of the output capacitor (C_{OUT}), the integrator capacitor (C_{COMP}), and the pole capacitor (CP) from FB to GND. CP cancels the zero formed by C_{OUT} and its ESR. Refer to the *Capacitor Selection* section for guidance on selecting these capacitors.

VL Low-Dropout Regulator

The MAX618 contains a 3.1V low-dropout linear regulator to power internal circuitry. The regulator's input is IN and its output is VL. The IN to VL dropout voltage is 100mV, so that when IN is less than 3.2V, VL is typically 100mV below IN. The MAX618 still operates when the LDO is in dropout, as long as VL remains above the 2.7V undervoltage lockout. Bypass VL with a $4.7\mu F$ ceramic capacitor placed as close to the VL and GND pins as possible.

MIXIM

0.13 0.14 0.15 0.18 0.20 0.17 0.12 0.17 0.19 0.21 0.19 0.21 0.13 0.16 0.19 0.20 0.21 0.19 0.14 0.09 0.17 0.20 Table 1. PWM/Idle-Mode Transition Load Current (Io∪⊤ in Amps) vs. Input and Output Voltage 0.13 0.19 0.10 0.15 0.18 0.18 0.17 0.18 0.21 0.21 0.21 0.14 0.16 0.20 0.07 0.10 0.12 0.19 0.11 0.15 0.20 0.03 0.07 0.19 0.12 0.20 0.19 0.14 0.21 0.04 0.17 0.16 0.17 0.20 0.19 0.20 0.13 0.18 0.21 0.20 0.14 0.13 0.16 0.19 0.04 0.18 0.17 0.21 0.20 0.21 0.21 0.18 0.10 0.20 0.20 0.21 0.05 0.17 0.05 0.08 0.10 0.13 0.18 0.20 0.20 0.21 0.11 0.14 0.16 0.20 0.21 0.19 0.17 0.21 0.17 0.19 0.21 0.12 0.21 0.20 0.17 0.17 0.13 0.19 0.21 0.07 0.20 0.20 0.18 0.16 0.20 0.15 0.20 0.21 0.19 0.15 0.08 0.16 0.21 0.20 90.0 0.09 0.19 0.15 0.21 0.10 0.18 0.16 0.20 0.19 0.12 0.18 0.20 80.0 | 60.0 0.13 0.21 0.20 0.21 0.15 (0.10 0.19 0.19 0.12 0.20 0.15 0.20 0.20 0.15 0.18 9 0.21 0.20 0.18 2 0.20 4 9 12 13 4 15 19 | 12 | 4 9 / ∞

VL can be overdriven by an external supply between 2.7V and 5.5V. In systems with +3.3V or +5V logic power supplies available, improve efficiency by powering VL and V_{IN} directly from the logic supply as shown in Figure 3.

Operating Configurations

The MAX618 can be connected in one of three configurations described in Table 2 and shown in Figures 1, 3, and 4. The VL linear regulator allows operation from a single supply between +3V and +28V as shown in Figure 1.

The circuit in Figure 3 allows a logic supply to power the MAX618 while using a separate source for DC-DC conversion power (inductor voltage). The logic supply (between 2.7V and 5.5V) connects to VL and IN. VL = IN; voltages of 3.3V or more improve efficiency by providing greater gate drive for the internal MOSFET.

The circuit in Figure 4 allows separate supplies to power IN and the inductor voltage. It differs from the connection in Figure 3 in that the MAX618 chip supply is not limited to 5.5V.

Table 2. Input Configurations

CIRCUIT	CONNECTION	V _{IN} RANGE	INDUCTOR VOLTAGE	BENEFITS/COMMENTS
Figure 1	Input voltage connects to IN and inductor.	3V to V _{OUT} (up to 28V)	V _{IN}	Single-supply operation. HDN must be connected to or pulled up to VL. On/off control requires an open-drain or open-collector connection to SHDN.
Figure 3	IN and VL connect together. Inductor volt- age supplied by a separate source.	2.7V to 5.5V	0 to V _{OUT} (up to 28V)	Increased efficiency. This is a supply connected to IN and VL, or can be connected to or pulled up to VL. Input power source (inductor voltage) is separate from the MAX618's bias (V _{IN} = VL) and can be less than or greater than V _{IN} .
Figure 4	IN and inductor voltage supplied by separate sources.	3V to 28V	0 to V _{OUT} (up to 28V)	 Input power source (inductor voltage) is separate from the MAX618's bias (V_{IN}) and can be less than or greater than V_{IN}. SHDN must be connected to or pulled up to VL. On/off control requires an open-drain or open-collector connection to SHDN.




Figure 3. Dual-Supply Operation ($V_{IN} = 2.7V$ to 5.5V)




Figure 4. Dual-Supply Operation ($V_{IN} = 3V$ to 28V)




Figure 5. Adding On/Off Control to Circuit of Figure 1 or 4

Shutdown Mode

In shutdown mode $(\overline{SHDN}=0)$, the MAX618's feedback and control circuit, reference, and internal biasing circuitry turn off and reduce the IN supply current to 3µA (10µA max). When in shutdown, a current path remains from the input to the output through the external inductor and diode. Consequently, the output falls to V_{IN} less one diode drop in shutdown.

SHDN may not exceed VL. For always-on operation, connect SHDN to VL. To add on/off control to the circuit of Figure 1 or 4, pull \overline{SHDN} to VL with a resistor (10kΩ to 100kΩ) and drive \overline{SHDN} with an open-drain logic gate or switch as shown in Figure 5. Alternatively, the circuit of Figure 3 allows direct \overline{SHDN} drive by any logic-level gate powered from the same supply that powers VL and IN, as shown in Figure 6.

_Design Procedure

The MAX618 operates in a number of DC-DC converter configurations including step-up, SEPIC, and flyback. The following design discussion is limited to step-up converters.

Setting the Output Voltage

Two external resistors (R1 and R2) set the output voltage. First, select a value for R2 between $10k\Omega$ and $200k\Omega$. Calculate R1 with:

$$R1 = R2 \left(\frac{V_{OUT}}{V_{FB}} - 1 \right)$$

where V_{FB} is 1.5V.




Figure 6. Adding On/Off Control to Circuit of Figure 3

Determining the Inductor Value

The MAX618's high switching frequency allows the use of a small value inductor. The recommended inductor value is proportional to the output voltage and is given by the following:

$$L = \frac{V_{OUT}}{7 \cdot 10^5}$$

After solving for the above equation, round down as necessary to select a standard inductor value.

When selecting an inductor, choose one rated to 250kHz, with a saturation current exceeding the peak inductor current, and with a DC resistance under 200m Ω . Ferrite core or equivalent inductors are generally appropriate (see MAX618 EV kit data sheet). Calculate the peak inductor current with the following equation:

$$I_{LX(PEAK)} = I_{OUT} \frac{V_{OUT}}{V_{IN}} + 2\mu s \left(\frac{V_{IN}}{L} \right) \left(\frac{\left(V_{OUT} - V_{IN}\right)}{V_{OUT}} \right)$$

Note that the peak inductor current is internally limited to 2A.

Diode Selection

The MAX618's high switching frequency demands a high-speed rectifier. Schottky diodes are preferred for most applications because of their fast recovery time and low forward voltage. Make sure that the diode's peak current rating exceeds the 2A peak switch current, and that its breakdown voltage exceeds the output voltage.

Maximum Output Current

The MAX618's 2.2A LX current limit determines the output power that can be supplied for most applications. In some cases, particularly when the input voltage is low, output power is sometimes restricted by package dissipation limits. The MAX618 is protected by a thermal shutdown circuit that turns off the switch when the die temperature exceeds +150°C. When the device cools by 10°C, the switch is enabled again. Table 3 details output current with a variety of input and output voltages. Each listing in Table 3 is either the limit set by an LX current limit or by package dissipation at +85°C ambient, whichever is lower. The values in Table 3 assume a $40\text{m}\Omega$ inductor resistance.

Capacitor Selection

Input Capacitors

The input bypass capacitor, C_{IND} , reduces the input ripple created by the boost configuration. High-impedance sources require high C_{IND} values. However, $68\mu F$ is generally adequate for input currents up to 2A. Low ESR capacitors are recommended because they will decrease the ripple created on the input and improve efficiency. Capacitors with ESR below 0.3Ω are generally appropriate.

In addition to the input bypass capacitor, bypass IN with a 1µF ceramic capacitor placed as close to the IN and GND pins as possible. Bypass VL with a 4.7µF ceramic capacitor placed as close to the VL and GND pins as possible.

Output Capacitor

Use Table 4 to find the minimum output capacitance necessary to ensure stable operation. In addition, choose an output capacitor with low ESR to reduce the output ripple. The dominant component of output ripple is the product of the peak-to-peak inductor ripple current and the ESR of the output capacitor. ESR below $50\text{m}\Omega$ generates acceptable levels of output ripple for most applications.

Integrator Capacitor

The compensation capacitor (C_{COMP}) sets the dominant pole in the MAX618's transfer function. The proper compensation capacitance depends upon output capacitance. Table 5 shows the capacitance value

needed for the output capacitances specified in Table 4. However, if a different output capacitor is used (e.g., a standard value), then recalculate the value of capacitance needed for the integrator capacitor with the following formula:

$$C_{COMP} = \frac{C_{COMP}(Table 5) \cdot C_{OUT}}{C_{OUT}(Table 4)}$$

Pole Compensation Capacitor

The pole capacitor (Cp) cancels the unwanted zero introduced by COUT'S ESR, and thereby ensures stability in PWM operation. The exact value of the pole capacitor is not critical, but it should be near the value calculated by the following equation:

$$C_{P} = \frac{R_{ESR} \cdot C_{OUT}(R2 + R2)}{R1 \cdot R2}$$

where RESR is Cout's ESR.

Layout Considerations

Proper PC board layout is essential due to high current levels and fast switching waveforms that radiate noise. Use the MAX618 evaluation kit or equivalent PC layout to perform initial prototyping. Breadboards, wire-wrap, and proto-boards are not recommended when prototyping switching regulators.

It is important to connect the GND pin, the input bypass capacitor ground lead, and the output filter capacitor ground lead to a single point to minimize ground noise and improve regulation. Also, minimize lead lengths to reduce stray capacitance, trace resistance, and radiated noise, with preference given to the feedback circuit, the ground circuit, and LX. Place the feedback resistors as close to the FB pin as possible. Place a $1\mu F$ input bypass capacitor as close as possible to IN and GND.

Refer to the MAX618 evaluation kit for an example of proper board layout.

0.47 0.60 0.65 0.71 0.76 0.35 0.82 0.94 0.50 0.62 0.73 0.98 0.85 1.05 1.28 1.12 0.64 0.38 0.52 0.76 0.89 1.02 0.79 0.40 0.55 0.67 1.00 0.93 1.07 24 0.09 0.15 0.21 0.28 0.70 0.42 0.57 0.83 0.97 23 0.09 0.09 0.22 0.29 0.36 0.36 0.53 0.73 0.94 1.02 22 0.10 0.16 0.23 0.31 0.38 0.47 0.62 0.76 0.83 0.99 0.99 1.08 21 0.10 0.10 0.25 0.25 0.32 0.41 0.41 0.50 0.50 0.58 0.80 0.88 0.96 1.05 0.76 20 0.11 0.18 0.26 0.34 0.43 0.53 0.84 0.93 1.02 1.12 0.12 0.21 0.30 0.50 0.50 0.59 0.76 0.85 0.95 1.05 0.13 0.22 0.32 0.42 0.53 0.81 1.02 0.14 0.24 0.34 0.46 0.66 0.76 0.86 0.97 0.15 0.60 0.37 0.93 0.65 0.28 0.54 1.31 1.01 13 0.18 0.45 0.58 0.70 0.82 0.96 0.50 0.76 0.34 06.0 1.06 0.22 0.54 0.83 1.00 1.41 0.25 0.60 0.93 0.29 0.67 1.07 1.32 0.34 0.76 1.26 0.41 0.64 0.89 1.18 0.49 0.76 69.0 2 96.0 0.77 13 10 1 115 17 17 19 20 21 21 22 23 24 25 25 ω 6

Table 3. Typical Output Current vs. Input and Output Voltages


14 44 44 44 44 44 44 44 46 55 55 55 56 67 67 64 64 12 35 45 57 57 67 70 73 11 40 40 64 68 68 68 72 76 8 65 8 65 8 96 96 117 1100 132 128 151 173 8 4 5 9

able 4. Minimum Co∪⊤ for Stability (μF)

349 349 1197 1132 27122 27127 27127 2727 27227 2727 27227 27227 27227 27227 27227 27227 27227 27227 27227 27227 2727 27227 27227 27227 27227 27227 27227 27227 27227 27227 27227 2727 130 130 130 81 81 46 46 48 48 48 48 05 82 82 67 57 57 47 47 47 94 74 60 60 47 47 45 46 66 66 66 66 66 48 48 45 46 49 45 45 45 64 51 45 44 54 45 43 46 42

Table 5. Minimum CCOMP for Stability (nF)

Package Information



_____Chip Information

TRANSISTOR COUNT: 1794