

General Description

The MAX3140 is a complete universal asynchronous receiver-transmitter (UART) and a true fail-safe RS-485/RS-422 transceiver combined in a single 28-pin QSOP package for space-, cost-, and power-constrained applications. The MAX3140 saves additional board space as well as microcontroller (µC) I/O pins by featuring an SPI™/QSPI™/MICROWIRE™-compatible serial interface. It is pin-programmable for configuration in all RS-485/RS-422 networks.

The MAX3140 includes a single RS-485/RS-422 driver and receiver featuring true fail-safe circuitry, which guarantees a logic-high receiver output when the receiver inputs are open or shorted. This feature provides immunity to faults without requiring complex termination. The MAX3140 provides software-selectable control of half- or full-duplex operation, data rate, slew rate, and transmitter and receiver phase. The RS-485 driver slew rate is programmable to minimize EMI and results in maximum data rates of 115kbps, 500kbps, and 10Mbps. Independent transmitter/receiver phase control enables software correction of twisted-pair polarity reversal. A 1/8-unit-load receiver input impedance allows up to 256 transceivers on the bus.

The MAX3140's UART includes an oscillator circuit derived from an external crystal, and a baud-rate generator with software-programmable divider ratios for all common baud rates from 300 baud to 230k baud. The UART features an 8-word-deep receive FIFO that minimizes processor overhead and provides a flexible interrupt with four maskable sources, including address recognition on 9-bit networks. Two control lines are included for hardware handshaking—one input and one output.

The MAX3140 operates from a single +5V supply and typically consumes only 645µA with the receiver active. Hardware-invoked shutdown reduces supply current to only 20µA. The UART and RS-485/RS-422 functions can be used together or independently since the two functions share only supply and ground connections (the MAX3140 is hardware- and software-compatible with the MAX3100 and MAX3089).

Applications

Transceivers for EMI-Industrial-Control Sensitive Applications Local Area Networks **HVAC** and Building Control **Embedded Systems** Point-of-Sale Devices Intelligent Instrumentation

SPI/OSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corp.

Pin Configuration appears at end of data sheet.


Features

- ♦ Integrated UART and RS-485/RS-422 Transceiver in a Single 28-Pin QSOP
- ♦ SPI/MICROWIRE-Compatible Interface Saves μC I/O Pins
- **♦ True Fail-Safe Receiver Output Eliminates Complex Network Termination**
- ♦ Pin-Programmable RS-485/RS-422 Features Half/Full-Duplex Operation Slew-Rate Limiting for Reduced EMI 115kbps/500kbps/10Mbps Data Rates Receiver/Transmitter Phase for Twisted-Pair **Polarity Reversal**
- **♦ Full-Featured UART**
 - Programmable Up to 230k baud with a 3.6864MHz Crystal
 - 8-Word Receive FIFO Minimizes Processor Overhead
 - 9-Bit Address-Recognition Interrupt
- ♦ Allows Up to 256 Transceivers on the Bus
- ♦ Low 20µA Hardware Shutdown Mode
- ♦ Hardware/Software-Compatible with MAX3100 and MAX3089

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX3140CEI	0°C to +70°C	28 QSOP
MAX3140EEI	-40°C to +85°C	28 QSOP

Typical Application Circuit



Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

	_		
V _{CC} to GND Input Voltage to GN RE, DE, H/F, SRL	ID (CS, SHDN,	X1, CTS, RX,	DIN, SCLK,
Output Voltage to C	GND		
DOUT, RTS, TX, X	<2, RO	0.3V	to $(V_{CC} + 0.3V)$
ĪRQ			0.3V to +6V
Driver Output Volta	ge (Y, Z)		±13V
Receiver Input Volt	age, Half Duple	ex (Y, Z)	±13V
Receiver Input Volt	age, Full Duple	ex (A, B)	±25V
TX, RTS Output Cu			

X2, DOUT, IRQ Short-Circuit Duration	
(to Vcc or GND)	Continuous
Continuous Power Dissipation ($T_A = +$	
28-pin QSOP (derate 10.8mW/°C ab	ove +70°C)860mW
Operating Temperature Ranges	
MAX3140CEI	0°C to +70°C
MAX3140EEI	40°C to +85°C
Storage Temperature Range	
Lead Temperature (soldering, 10sec)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +5V \pm 5\%, DE = V_{CC}, \overline{RE} = GND, \overline{SHDN} = V_{CC}, f_{XTL} = 1.8432 MHz, T_A = T_{MIN} \ to \ T_{MAX}, unless otherwise noted. Typical values are measured with <math>V_{CC} = +5V$, UART configured for 9600 baud, $T_A = +25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS			MIN	TYP	MAX	UNITS	
POWER SUPPLY		1							
Supply Voltage	Vcc					4.75		5.25	V
			CDI	_ = VCC	DE = V _C C		0.7	1.9	
Cumply Current	laa	SHDN = Vcc; SHDNi bit = 0.	SKL	_ = ACC	DE = GND		0.64	1.6	mA
Supply Current	Icc	no load	SRL	_ = GND	DE = Vcc		0.74	2	IIIA
			or c	pen	DE = GND		0.69	1.8	
Supply Current with Only UART Shut Down	ICC SHDN UART	SHDN = GND or	SHDN	Ni bit = 1			0.47	1	mA
Supply Current with Both RS-485 Transceiver and UART Shut Down	ICC SHDN (FULL)	SHDN = GND or DE = GND; RE =		Ni bit = 1;				20	μА
UART OSCILLATOR INPUT (X	1)					,			
Input High Voltage	V _{IH1}					0.7V _{CC}			V
Input Low Voltage	V _{IL1}							0.2V _{CC}	V
Input Current	lin1	Vx1 = 0 or Vcc		SHDNi b	it = 0			25	
input Current	IINI	VX = 0 01 VCC		SHDNi b	it = 1			2	μΑ
Input Capacitance	C _{IN1}						5		рF
UART LOGIC INPUTS (DIN, SO	CLK, CS, SHI	DN, CTS, RX)							
Input High Voltage	V _{IH2}					0.7V _{CC}			V
Input Low Voltage	V _{IL2}							0.3V _{CC}	V
Input Hysteresis	VHYST2						250		mV
Input Leakage Current	I _{LKG1}							±1	μΑ
Input Capacitance	C _{IN2}						5		рF
UART OUTPUTS (DOUT, TX, F	RTS)								
Output High Voltage	VoH1	ISOURCE = 5mA;	DOU	r, RTS		Vcc - 0.5			V
Output Flight Voltage	VOHI	ISOURCE = 10mA; TX only		V _{CC} - 0.5			v		
Output Low Voltage	V _{OL1}	ISINK = 4mA; DO						0.4	V
		Isink = 25mA; TX						0.9	
Output Leakage	I _{LKG2}	CS = V _{CC} ; D _{OUT}	only					±1	μΑ
Output Capacitance	C _{OUT1}						5		рF

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +5V \pm 5\%, DE = V_{CC}, \overline{RE} = GND, \overline{SHDN} = V_{CC}, f_{XTL} = 1.8432 MHz, T_A = T_{MIN} \ to \ T_{MAX}, unless otherwise noted. Typical values are measured with <math>V_{CC} = +5V$, UART configured for 9600 baud, $T_A = +25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
UART IRQ OUTPUT (Open Dra	in)			'			
Output Low Voltage	V _{OL2}	ISINK = 4mA				0.4	V
Output Leakage	I _{LKG3}	VIRQ = VCC				±1	μA
Output Capacitance	C _{OUT2}				5		pF
RS-485 DRIVER	1						
	V _{OD1}	No load, Figure 1				5	
Differential Output Voltage	V/0.00	$R = 50\Omega$ (RS-422), Fig	ure 1	2.0			V
	V _{OD2}	$R = 27\Omega$ (RS-422), Fig	ure 1	1.5			
Change in Magnitude of Differential Output Voltage	ΔV _{OD}	$R = 50\Omega$ or $R = 27\Omega$, F	igure 1 (Note 2)			0.2	V
Common-Mode Output Voltage	Voc	$R = 50\Omega$ or $R = 27\Omega$, F	igure 1			3	V
Change In Magnitude of Common-Mode Voltage	ΔV _{OC}	$R = 50\Omega$ or $R = 27\Omega$, F	igure 1 (Note 2)			0.2	V
Input High Voltage	\/	DE, DI, RE		2.0			V
Input High Voltage	V _{IH1}	H/F, TXP, RXP		2.4			V
Input Low Voltage	V _{IL1}	DE, DI, RE, H/F, TXP, F	RXP			0.8	V
DI Input Hysteresis	V _H YS	SRL = V _{CC} or unconne	ected		100		mV
Input Current	liN1	DE, DI, RE H/F, TXP, RXP, internal pull-down				±2	110
input Current	I _{IN2}			10		40	μΑ
SRL Input High Voltage	V _{IH2}			V _{CC} - 0.8			V
SRL Input Middle Voltage	V _{IM2}	(Note 3)		0.4 • V _C C		0.6 • V _C C	V
SRL Input Low Voltage	V _{IL2}					0.8	V
SRL Input Current	l _{IN3}	SRL = Vcc				75	μΑ
SKE input Guirent	IIIV3	SRL = GND (Note 3)		-75			μΛ
Full-Duplex Input Current	I _{IN4}	DE = GND	V _{IN} = 12V			125	μA
(A and B)	1111/4	$V_{CC} = GND \text{ or } 5.25V$	$V_{IN} = -7V$			-75	μΑ
Full-Duplex Output Leakage	lo	DE = GND	V _{IN} = 12V			125	μΑ
(Y and Z)	10	Vcc = GND or 5.25V	V _{IN} = -7V	-100			μrι
			-7V ≤ V _{OUT} ≤ V _{CC}	-250			
Short-Circuit Output Current	losp	(Note 4)	0 ≤ V _{OUT} ≤ 12V			250	mA
			0 ≤ V _{OUT} ≤ V _{CC}	±25			
RS-485 RECEIVER	1 ,,	I = 1.4 . 1.4				= 0	
Differential Threshold Voltage	V _{TH}	-7V ≤ V _{CM} ≤ +12V		-200	-125	-50	mV
Input Hysteresis	ΔV _{TH}				25		mV
Output High Voltage	Voн	ISOURCE = 4mA, V _{ID} =		V _{CC} - 1.5		6.4	V
Output Low Voltage	V _{OL}	ISINK = 4mA, V _{ID} = -20	umv			0.4	V
Three-State Output Current	lozr	$0.4V \le V_0 \le 2.4V$		0,		±1	μA
Input Resistance	RIN	-7V ≤ V _{CM} ≤ 12V		96		0.5	kΩ
Output Short-Circuit Current	Iosr	0 ≤ V _{RO} ≤ V _{CC}		±7		±95	mA

UART SWITCHING CHARACTERISTICS

 $(V_{CC} = +5V \pm 5\%, f_{XTL} = 1.8432 MHz, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are measured with $V_{CC} = +5V$, UART configured for 9600 baud, $T_A = +25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
UART AC TIMING (Figure 1)			•			
CS Low to DOUT Valid	tDV	CLOAD = 100pF			100	ns
CS High to DOUT Tri-State	t _{TR}	$C_{LOAD} = 100pF, R\overline{CS} = 10k\Omega$			100	ns
CS to SCLK Setup Time	tcss		100			ns
CS to SCLK Hold Time	tcsh		0			ns
SCLK Fall to DOUT Valid	t _{DO}	C _{LOAD} = 100pF			100	ns
DIN to SCLK Setup Time	t _{DS}		100			ns
DIN to SCLK Hold Time	tDH		0			ns
SCLK Period	tcp		238			ns
SCLK High Time	tсн		100			ns
SCLK Low Time	t _{CL}		100			ns
SCLK Rising Edge to CS Falling	t _{CS0}		100			ns
CS Rising Edge to SCLK Rising	t _{CS1}		200			ns
CS High Pulse Width	tcsw		200			ns
Output Rise Time	tr	TX, RTS, DOUT; CLOAD = 100pF		10		ns
Output Fall Time	tf	TX, RTS, DOUT, IRQ; CLOAD = 100pF		10		ns

SWITCHING CHARACTERISTICS—SRL = Unconnected

 $(V_{CC} = +5V \pm 5\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $V_{CC} = +5V \text{ and } T_A = +25^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Driver Input to Output	tDPLH	Figures 3 and 5, $R_{DIFF} = 54\Omega$,	500	2030	2600	ns
Driver input to Output	t _{DPHL}	$C_{L1} = C_{L2} = 100pF$	500	2030	2600	115
Driver Output Skew tdplh - tdphl	tDSKEW	Figures 3 and 5, R_{DIFF} = 54Ω , C_{L1} = C_{L2} = $100pF$		-3	±200	ns
Driver Rise or Fall Time	t _{DR} , t _{DF}	Figures 3 and 5, R_{DIFF} = 54Ω , C_{L1} = C_{L2} = $100pF$	667	1320	2500	ns
Maximum Data Rate	f _{MAX}		115			kbps
Driver Enable to Output High	t _{DZH}	Figures 4 and 6, C _L = 100pF, S2 closed			3500	ns
Driver Enable to Output Low	†DZL	Figures 4 and 6, C _L = 100pF, S1 closed			3500	ns
Driver Disable Time from Low	t _{DLZ}	Figures 4 and 6, C _L = 15pF, S1 closed			100	ns
Driver Disable Time from High	tDHZ	Figures 4 and 6, C _L = 15pF, S2 closed			100	ns
Receiver Input to Output	t _{RPLH} , t _{RPHL}	Figures 7 and 9, $ V_{ID} \ge 2.0V$, rise and fall time of $V_{ID} \le 15$ ns		127	200	ns
trplh - trphl Differential Receiver Skew	t _{RSKD}	Figures 7 and 9, $ V_{ID} \ge 2.0V$, rise and fall time of $V_{ID} \le 15$ ns		3	±30	ns
Receiver Enable to Output Low	t _{RZL}	Figures 2 and 8, C _L = 100pF, S1 closed		20	50	ns
Receiver Enable to Output High	trzh	Figures 2 and 8, C _L = 100pF, S2 closed		20	50	ns
Receiver Disable Time from Low	t _{RLZ}	Figures 2 and 8, C _L = 100pF, S1 closed		20	50	ns
Receiver Disable Time from High	₹RHZ	Figures 2 and 8, C _L = 100pF, S2 closed		20	50	ns
Time to Shutdown	tshdn	(Note 5)	50	200	600	ns
Driver Enable from Shutdown to Output High	[†] DZH(SHDN)	Figures 4 and 6, C _L = 15pF, S2 closed			6000	ns
Driver Enable from Shutdown to Output Low	tDZL(SHDN)	Figures 4 and 6, C _L = 15pF, S1 closed			6000	ns
Receiver Enable from Shutdown to Output High	trzh(shdn)	Figures 2 and 8, C _L = 100pF, S2 closed			3500	ns
Receiver Enable from Shutdown to Output Low	[†] RZL(SHDN)	Figures 2 and 8, C _L = 100pF, S1 closed			3500	ns

SWITCHING CHARACTERISTICS—SRL = Vcc

 $(V_{CC} = +5V \pm 5\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $V_{CC} = +5V \text{ and } T_A = +25^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Driver Input to Output	t _{DPLH}	Figures 3 and 5, $R_{DIFF} = 54\Omega$,	250	720	1000	nc
Driver input to Output	t_{DPHL} $C_{L1} = C_{L2} = 100pF$		250	720	1000	ns
Driver Output Skew tdplh - tdphl	tdskew	Figures 3 and 5, $R_{DIFF} = 54\Omega$, $C_{L1} = C_{L2} = 100pF$		-3	±100	ns
Driver Rise or Fall Time	t _{DR} , t _{DF}	Figures 3 and 5, $R_{DIFF} = 54\Omega$, $C_{L1} = C_{L2} = 100pF$	200	530	750	ns
Maximum Data Rate	f _{MAX}		500			kbps
Driver Enable to Output High	tDZH	Figures 4 and 6, C _L = 100pF, S2 closed			2500	ns
Driver Enable to Output Low	t _{DZL}	Figures 4 and 6, C _L = 100pF, S1 closed			2500	ns
Driver Disable Time from Low	t _{DLZ}	Figures 4 and 6, C _L = 15pF, S1 closed			100	ns
Driver Disable Time from High	t _{DHZ}	Figures 4 and 6, C _L = 15pF, S2 closed			100	ns
Receiver Input to Output	t _{RPLH} , t _{RPHL}	Figures 7 and 9, $ V_{ID} \ge 2.0V$, rise and fall time of $V_{ID} \le 15$ ns		127	200	ns
trplh - trphl Differential Receiver Skew	trskd	Figures 7 and 9, $ V_{ID} \ge 2.0V$, rise and fall time of $V_{ID} \le 15$ ns		3	±30	ns
Receiver Enable to Output Low	t _{RZL}	Figures 2 and 8, C _L = 100pF, S1 closed		20	50	ns
Receiver Enable to Output High	t _{RZH}	Figures 2 and 8, C _L = 100pF, S2 closed		20	50	ns
Receiver Disable Time from Low	t _{RLZ}	Figures 2 and 8, C _L = 100pF, S1 closed		20	50	ns
Receiver Disable Time from High	t _{RHZ}	Figures 2 and 8, C _L = 100pF, S2 closed		20	50	ns
Time to Shutdown	tshdn	(Note 5)	50	200	600	ns
Driver Enable from Shutdown to Output High	t _{DZH} (SHDN)	Figures 4 and 6, C _L = 15pF, S2 closed			4500	ns
Driver Enable from Shutdown to Output Low	tdzl(SHDN)	Figures 4 and 6, C _L = 15pF, S1 closed			4500	ns
Receiver Enable from Shutdown to Output High	trzh(shdn)	Figures 2 and 8, C _L = 100pF, S2 closed			3500	ns
Receiver Enable from Shutdown to Output Low	[†] RZL(SHDN)	Figures 2 and 8, C _L = 100pF, S1 closed			3500	ns

SWITCHING CHARACTERISTICS—SRL = GND


 $(V_{CC} = +5V \pm 5\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $V_{CC} = +5V$ and $T_A = +25^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Driver Input to Output	t _{DPLH}	Figures 3 and 5, $R_{DIFF} = 54\Omega$,		34	60	ns
Driver input to Output	tDPHL	$C_{L1} = C_{L2} = 100pF$		34	60	113
Driver Output Skew	tdskew	Figures 3 and 5, $R_{DIFF} = 54\Omega$,		-2.5	±10	ns
TOPLH - TOPHL	DSKEW	$C_{L1} = C_{L2} = 100pF$				
Driver Rise or Fall Time	t _{DR} , t _{DF}	Figures 3 and 5, $R_{DIFF} = 54\Omega$, $C_{L1} = C_{L2} = 100pF$		14	25	ns
Maximum Data Rate	f _{MAX}		10			Mbps
Driver Enable to Output High	t _{DZH}	Figures 4 and 6, C _L = 100pF, S2 closed			150	ns
Driver Enable to Output Low	tDZL	Figures 4 and 6, C _L = 100pF, S1 closed			150	ns
Driver Disable Time from Low	t _{DLZ}	Figures 4 and 6, C _L = 15pF, S1 closed			100	ns
Driver Disable Time from High	tDHZ	Figures 4 and 6, C _L = 15pF, S2 closed			100	ns
Receiver Input to Output	t _{RPLH} , t _{RPHL}	Figures 7 and 9, $ V_{ID} \ge 2.0V$, rise and fall time of $V_{ID} \le 15$ ns		106	150	ns
t _{RPLH} - t _{RPHL} Differential Receiver Skew	trskd	Figures 7 and 9, $ V_{ID} \ge 2.0V$, rise and fall time of $V_{ID} \le 15$ ns		0	±10	ns
Receiver Enable to Output Low	t _{RZL}	Figures 2 and 8, C _L = 100pF, S1 closed		20	50	ns
Receiver Enable to Output High	t _{RZH}	Figures 2 and 8, C _L = 100pF, S2 closed		20	50	ns
Receiver Disable Time from Low	t _{RLZ}	Figures 2 and 8, C _L = 100pF, S1 closed		20	50	ns
Receiver Disable Time from High	t _{RHZ}	Figures 2 and 8, C _L = 100pF, S2 closed		20	50	ns
Time to Shutdown	tshdn	(Note 5)	50	200	600	ns
Driver Enable from Shutdown to Output High	tDZH(SHDN)	Figures 4 and 6, C _L = 15pF, S2 closed			250	ns
Driver Enable from Shutdown to Output Low	tdzl(SHDN)	Figures 4 and 6, C _L = 15pF, S1 closed			250	ns
Receiver Enable from Shutdown to Output High	[†] RZH(SHDN)	Figures 2 and 8, C _L = 100pF, S2 closed			3500	ns
Receiver Enable from Shutdown to Output Low	t _{RZL} (SHDN)	Figures 2 and 8, C _L = 100pF, S1 closed			3500	ns

- **Note 1:** All currents into the device are positive; all currents out of the device are negative. All voltages are referred to device ground unless otherwise noted.
- Note 2: ΔV_{OD} and ΔV_{OC} are the changes in V_{OD} and V_{OC} , respectively, when the DI input changes state.
- Note 3: The SRL pin is internally biased to $V_{CC}/2$ by a $100k\Omega/100k\Omega$ resistor-divider. It is guaranteed to be $V_{CC}/2$ if left unconnected.
- Note 4: Maximum current level applies to peak current just prior to foldback-current limiting; minimum current level applies during current limiting.
- Note 5: The device is put into shutdown by bringing RE high and DE low. If the enable inputs are in this state for less than 50ns, the device is guaranteed not to enter shutdown. If the enable inputs are in this state for at least 600ns, the device is guaranteed to have entered shutdown.


Typical Operating Characteristics

 $(V_{CC} = +5V, T_A = +25^{\circ}C, unless otherwise noted.)$




_Typical Operating Characteristics (continued)


 $(V_{CC} = +5V, T_A = +25^{\circ}C, unless otherwise noted.)$




_Typical Operating Characteristics (continued)


($V_{CC} = +5V$, $T_A = +25$ °C, unless otherwise noted.)










RS-485 RECEIVER PROPAGATION DELAY (SRL = OPEN OR V_{CC})








RS-485 DRIVER PROPAGATION DELAY



RS-485 DRIVER PROPAGATION DELAY (SRL = GND)



Pin Description

PIN							
FULL DUPLEX	HALF DUPLEX	NAME	FUNCTION				
1	1	X2	UART Crystal Connection. Leave X2 unconnected for external clock. See the <i>Crystals</i> , <i>Oscillators</i> , <i>and Ceramic Resonators</i> section.				
2	2	X1	UART Crystal Connection. X1 also serves as an external clock input. See the <i>Crystals</i> , <i>Oscillators</i> , <i>and Ceramic Resonators</i> section.				
3	3	CTS	UART Clear-to-Send Active-Low Input. Read via the CTS bit.				
4	4	RTS	UART Request-to-Send Active-Low Output. Controlled by the RTS bit. Use to control the driver enable in RS-485 networks.				
5	5	RX	UART Asynchronous Serial-Data (receiver) Input. The serial information received from the modem or RS-232/RS-485 receiver. A transition on RX while in shutdown generates an interrupt (Table 1).				
6	6	TX	UART Asynchronous Serial-Data (transmitter) Output				
7	7	H/F	RS-485 Half/Full-Duplex Selector Pin. Connect H/F to V _{CC} for half-duplex mode; connect H/F to GND or leave it unconnected for full-duplex mode.				
8	8	GND	Ground				
9	9	RO	RS-485 Receiver Output. When \overline{RE} is low and if A - B \geq -50mV, RO will be high; if A - B \leq -200mV, RO will be low.				
10	10	RE	RS-485 Receiver Output Enable. Drive RE low to enable RO; RO is high impedance when RE is high. Drive RE high and DE low to enter low-power shutdown mode.				
11	11	DE	RS-485 Driver Output Enable. Drive DE high to enable driver outputs. These outputs are high impedance when DE is low. Drive RE high and DE low to enter low-power shutdown mode.				
12	12	DI	RS-485 Driver Input. With DE high, a low on DI forces noninverting output low and inverting output high. Similarly, a high on DI forces noninverting output high and inverting output low.				
13	13	SRL	RS-485 Transceiver Slew-Rate-Limit Selector Pin. Connect SRL to GND for a 10Mbps communication rate, connect SRL to $V_{\rm CC}$ for a 500kbps rate, or leave SRL unconnected for a 115kbps rate.				
14	14	N.C.	No Connection. Not internally connected.				
15	15	TXP	RS-485 Transmitter Phase. Connect TXP to GND or leave it floating for normal transmitter phase/polarity. Connect TXP to V _{CC} to invert the transmitter phase/polarity.				
16	_	Υ	RS-485 Noninverting Driver Output				
_	16	Υ	RS-485 Noninverting Receiver Input and RS-485 Noninverting Driver Output*				
17	17	N.C.	No Connection. Not internally connected.				
18	_	Z	RS-485 Inverting Driver Output				
_	18	Z	RS-485 Inverting Receiver Input and RS-485 Inverting Driver Output*				
19	_	В	RS-485 Inverting Receiver Input				
	19	В	RS-485 Receiver Input Resistors*				
20		А	RS-485 Noninverting Receiver Input				
_	20	А	RS-485 Receiver Input Resistors*				

Pin Description (continued)

Р	PIN		
FULL DUPLEX	HALF DUPLEX	NAME	FUNCTION
21	21 21 RXP		RS-485 Receiver Phase. Connect RXP to GND or leave it unconnected for normal receiver phase/polarity. Connect RXP to VCC to invert the receiver phase/polarity.
22	22 22 V _{CC}		Positive Supply (4.75V to 5.25V)
23	23	DIN	UART SPI/MICROWIRE Serial-Data Input. Schmitt-trigger input.
24	24	DOUT	UART SPI/MICROWIRE Serial-Data Output. High impedance when $\overline{\text{CS}}$ is high.
25	25	SCLK	UART SPI/MICROWIRE Serial-Clock Input. Schmitt-trigger input.
26	26	CS	UART Active-Low Chip-Select Input. DOUT goes high impedance when $\overline{\text{CS}}$ is high. $\overline{\text{IRQ}}$, TX, and $\overline{\text{RTS}}$ are always active. Schmitt-trigger input.
27	27	ĪRQ	UART Active-Low Interrupt Output. Open-drain interrupt output to microprocessor.
28 28 SHI		SHDN	UART Hardware Shutdown Input. When shut down (SHDN = 0), the UART oscillator turns off immediately without waiting for the current transmission to end, reducing the supply current to just leakage currents.

^{*}In half-duplex mode, the driver outputs serve as receiver inputs. The full-duplex receiver inputs (A and B) still have a 1/8-unit load, but do not affect the receiver output.

Transceiver Function Tables

TRANSMITTING									
	INP	OUTI	PUTS						
TXP	RE	DE	DI	Z	Y				
0	Х	1	1	0	1				
0	Х	1	0	1	0				
1	X	1	1	1	0				
1	Х	1	0	0	1				
X	0	0	Х	High-Z	High-Z				
Х	1	0	Х	Shutdown (High-Z)					

			RE	CEIVING		
		I	NPUT	3		OUTPUTS
H/F	RXP	RE	DE	A-B	Y-Z	RO
0	0	0	Х	≥ -0.05V	Х	1
0	0	0	Х	≤ -0.2V	Χ	0
0	1	0	Х	≥ -0.05V	Х	0
0	1	0	Х	≤ -0.2V	Χ	1
1	0	0	Х	Х	≥ -0.05V	1
1	0	0	Х	Х	≤ -0.2V	0
1	1	0	Х	Х	≥ -0.05V	0
1	1	0	Х	Х	≤ -0.2V	1
0	0	0	Х	Open/ Shorted	Х	1
1	0	0	Х	Х	Open/ Shorted	1
0	1	0	Х	Open/ Shorted	Х	0
1	1	0	Х	Х	Open/ Shorted	0
X	Х	1	1	Х	Х	High-Z
X	Х	1	0	Х	Х	Shutdown (High-Z)




Figure 1. Driver DC Test Load




Figure 2. Receiver Enable/Disable Timing Test Load




Figure 3. Driver Timing Test Circuit




Figure 4. Driver Enable/Disable Timing Test Load




Figure 5. Driver Propagation Delays





Figure 6. Driver Enable and Disable Times



RO

1.5V

1.5V

1.5V

1.5V

1.5V

1.5V

OUTPUT NORMALLY LOW

OUTPUT NORMALLY HIGH

RO

1.5V

VOH - 0.5V

Figure 7. Receiver Propagation Delays

Figure 8. Receiver Enable and Disable Times




Figure 9. Receiver Propagation Delay Test Circuit

Detailed Description

The MAX3140 combines an SPI/QSPI/MICROWIRE-compatible UART (MAX3100) and an RS-485/RS-422 transceiver (MAX3089) in one package. The UART supports data rates up to 230k baud for both standard UART bit streams as well as IrDA, and includes an 8-word receive FIFO. Also included is a parity-bit interrupt useful in 9-bit address recognition.

The RS-485/RS-422 transceiver has a true fail-safe receiver and allows up to 256 transceivers on the bus. Other features include pin-selectable full/half-duplex operation and a phase control to correct for twisted-

pair reversal. The slew rate of the RS-485/RS-422 transceiver is selectable, limiting the maximum data rate to 115kbps, 500kbps, or 10Mbps. The RS-485/RS-422 drivers are output short-circuit current limited, and thermal shutdown circuitry protects the RS-485/RS-422 drivers against excessive power dissipation.

The UART and RS-485/RS422 functions can be used together or independently since the two functions only share supply and ground connections. This part operates from a single +5V supply.

UART

The universal asynchronous receiver transmitter (UART) interfaces the SPI/MICROWIRE-compatible synchronous serial data from a microprocessor (μP) to asynchronous, serial-data communication ports (RS-485, IrDA). Figure 10 shows the MAX3140 functional diagram. Included in the UART function is an SPI/MICROWIRE interface, a baud-rate generator, and an interrupt generator.

SPI Interface

The MAX3140 is compatible with SPI, QSPI (CPOL = 0, CPHA = 0), and MICROWIRE serial-interface standards (Figure 11). The MAX3140 has a unique full-duplex architecture that expects a 16-bit word for DIN and simultaneously produces a 16-bit word for DOUT regardless of which read/write register used. The DIN stream is monitored for its first two bits to tell the UART the type of data transfer being executed (see the WRITE CONFIGURATION register, READ CONFIGURATION register, wRITE DATA register, and READ DATA register sections). DIN (MOSI) is latched on




Figure 10. Functional Diagram




Figure 11. Compatible CPOL and CPHA Modes

SCLK's rising edge. DOUT (MISO) is read into the μP on SCLK's rising edge. The first bit (bit 15) of DOUT transitions on $\overline{\text{CS}}$'s falling edge, and bits 14–0 transition on SCLK's falling edge. Figure 12 shows the detailed serial timing specifications for the synchronous SPI port.

Only 16-bit words are expected. If $\overline{\text{CS}}$ goes high in the middle of a transmission (any time before the 16th bit), the sequence is aborted (i.e., data does not get written to individual registers). Most operations, such as the

clearing of internal registers, are executed only on $\overline{\text{CS}}$'s rising edge. Every time $\overline{\text{CS}}$ goes low, a new 16-bit stream is expected. Figure 13 shows an example of using the WRITE CONFIGURATION register.

Table 1 describes the bits located in the WRITE CONFIGURATION, READ CONFIGURATION, WRITE DATA, and READ DATA registers. This table also describes whether the bit is a read or write bit and what the power-on reset states (POR) of the bits are. Figure 14 shows an example of parity and word length control.




Figure 12. Detailed Serial Timing Specifications for the Synchronous Port




Figure 13. SPI Interface (Write Configuration)




Figure 14. Parity and Word Length Control

Table 1. Bit Descriptions

BIT NAME	BIT TYPE	POR STATE	DESCRIPTION
B0-B3	write	0000	Baud-Rate Divisor Select Bits. Sets the baud clock's value (Table 6).
B0-B3	read	0000	Baud-Rate Divisor Select Bits. Reads the 4-bit baud clock value assigned to these registers.
CTS	read	No change	Clear-to-Send-Input. Records the state of the $\overline{\text{CTS}}$ pin (CTS bit = 0 implies $\overline{\text{CTS}}$ pin = logic high).
D0t-D7t	write	XXXXXXXX	Transmit-Buffer Register. Eight data bits written into the transmit-buffer register. D7t is ignored when $L=1$.
D0r–D7r	read	00000000	Eight data bits read from the receive FIFO or the receive-buffer register. When $L=1$, D7r is always 0.
FEN	write	0	FIFO Enable. Enables the receive FIFO when $\overline{\text{FEN}} = 0$. When $\overline{\text{FEN}} = 1$, FIFO is disabled.
FEN	read	0	FIFO-Enable Readback. FEN's state is read.
IR	write	0	Enables the IrDA timing mode when IR = 1.
IR	read	0	Reads the value of the IR bit.
L	write	0	Bit to set the word length of the transmitted or received data. $L=0$ results in 8-bit words (9-bit words if PE = 1) (see Figure 5). $L=1$ results in 7-bit words (8-bit words if PE = 1).
L	read	0	Reads the value of the L bit.
Pt	write	X	Transmit-Parity Bit. This bit is treated as an extra bit that is transmitted if PE = 1. In 9-bit networks, the MAX3140 does not calculate parity. If PE = 0, then this bit (Pt) is ignored in transmit mode (see the <i>9-Bit Networks</i> section).
Pr	read	X	Receive-Parity Bit. This bit is the extra bit received if $PE = 1$. Therefore, $PE = 1$ results in 9-bit transmissions (L = 0). If $PE = 0$, then Pr is set to 0. Pr is stored in the FIFO with the receive data (see the <i>9-Bit Networks</i> section).
PE	write	0	Parity-Enable Bit. Appends the Pt bit to the transmitted data when PE = 1, and sends the Pt bit as written. No parity bit is transmitted when PE = 0. With PE = 1, an extra bit is expected to be received. This data is put into the Pr register. Pr = 0 when PE = 0. The MAX3140 does not calculate parity.
PE	read	0	Reads the value of the Parity-Enable bit.
РM	write	0	Mask for Pr bit. \overline{IRQ} is asserted if \overline{PM} = 1 and Pr = 1 (Table 7).
PM	read	0	Reads the value of the \overline{PM} bit (Table 7).
R	read	0	Receive Bit or FIFO Not Empty Flag. $R=1$ means new data is available to be read or is being read from the receive register or FIFO. If performing a READ DATA or WRITE DATA operation, the R bit will clear on the falling edge of SCLK's 16th pulse if no new data is available.
RM	write	0	Mask for R bit. \overline{IRQ} is asserted if $\overline{RM} = 1$ and R = 1 (Table 7).
RM	read	0	Reads the value of the RM bit (Table 7).
RAM	write	0	Mask for RA/FE bit. \overline{IRQ} is asserted if $\overline{RAM} = 1$ and RA/FE = 1 (Table 7).
RAM	read	0	Reads the value of the RAM bit (Table 7).
RTS	write	0	Request-to-Send Bit. Controls the state of the \overline{RTS} output. This bit is reset on power-up (RTS bit = 0 sets the \overline{RTS} pin = logic high).

Table 1. Bit Descriptions (continued)

BIT NAME	BIT TYPE	POR STATE	DESCRIPTION
RA/FE	read	0	Receiver-Activity/Framing-Error Bit. In shutdown mode, this is the RA bit. In normal operation, this is the FE bit. In shutdown mode, a transition on RX sets RA = 1. In normal mode, a framing error sets FE = 1. A framing error occurs if a zero is received when the first stop bit is expected. FE is set when a framing error occurs, and cleared upon receipt of the next properly framed character independent of the FIFO being enabled. When the device wakes up, it is likely that a framing error will occur. This error is cleared with a WRITE CONFIGURATION. The FE bit is not cleared on a READ DATA operation. When an FE is encountered, the UART resets itself to the state where it is looking for a start bit.
SHDNi	write	0	Software-Shutdown Bit. Enter software shutdown with a WRITE CONFIGURATION where SHDNi = 1. Software shutdown takes effect after $\overline{\text{CS}}$ goes high, and causes the oscillator to stop as soon as the transmitter becomes idle. Software shutdown also clears R, T, RA/FE, D0r–D7r, D0t–D7t, Pr, Pt, and all data in the receive FIFO. RTS and CTS can be read and updated while in shutdown. Exit software shutdown with a WRITE CONFIGURATION where SHDNi = 0. The oscillator restarts typically within 50ms of $\overline{\text{CS}}$ going high. RTS and CTS are unaffected. Refer to the <i>Pin Description</i> for hardware shutdown $\overline{\text{(SHDN)}}$ input).
SHDNo	read	0	Shutdown Read-Back Bit. The READ CONFIGURATION register outputs SHDNo = 1 when the UART is in shutdown. Note that this bit is not sent until the current byte in the transmitter is sent (T = 1). This tells the processor when it may shut down the RS-485/RS-422 driver. This bit is also set immediately when the device is shut down through the SHDN pin.
ST	write	0	Transmit-Stop Bit. One stop bit will be transmitted when ST = 0. Two stop bits will be transmitted when ST = 1. The receiver only requires one stop bit.
ST	read	0	Reads the value of the ST bit.
Т	read	1	Transmit-Buffer-Empty Flag. T = 1 means that the transmit buffer is empty and ready to accept another data word.
TE	write	0	Transmit-Enable Bit. If $\overline{\text{TE}} = 1$, then only the $\overline{\text{RTS}}$ pin is updated on $\overline{\text{CS}}$'s rising edge. The contents of $\overline{\text{RTS}}$, Pt, and D0t–D7t transmit on $\overline{\text{CS}}$'s rising edge when $\overline{\text{TE}} = 0$.
TM	write	0	Mask for T Bit. \overline{IRQ} is asserted if $\overline{TM} = 1$ and T = 1 (Table 7).
TM	read	0	Reads the value of the $\overline{\text{TM}}$ bit (Table 7).

Notice to High-Level Programmers

The MAX3140 follows the SPI convention of providing a bidirectional data path for writes and reads. Whenever the data is written, data is also read back. This speeds operation over the SPI bus, as required, when operating at high baud rates. In most high-level languages, like C, there are commands for writing and reading stream I/O devices like the console or serial port. In C specifically, there is a "PUTCHAR" command that transmits a character and a "GETCHAR" command that receives a character. Implementing direct write and read commands in C with no underlying driver code causes an intended PUTCHAR command to become a PUTGETCHAR command. These C commands assume that they'll receive some form of BIOS-level support.

The proper way to implement these commands is to use driver code—usually in the form of an assembly language interrupt service routine and a callable routine used by high-level routines. This driver handles the interrupts and manages the receive and transmit buffers for the MAX3140. When a PUTCHAR executes, this driver is called and it safely buffers any characters received when the current character is transmitted. Likewise, when a GETCHAR executes, it checks its own receive buffer before getting data from the MAX3140. See the C-language outline of a MAX3140 software driver in Listing 1.

WRITE CONFIGURATION Register (D15, D14 = 1, 1)

Configure the UART by writing a 16-bit word to the WRITE CONFIGURATION register, which programs the baud rate, data-word length, parity enable, and enable of the 8-word receive FIFO. Set bits 15 and 14 of the DIN configuration word to 1 to enable the WRITE CONFIGURATION mode. Bits 13–0 of the DIN configuration word set the configuration of the UART. Table 2 shows the bit assignment for the WRITE CONFIGURATION register. The WRITE CONFIGURATION register allows selection between normal UART timing and IrDA timing, shutdown control, and contains four interrupt mask bits.

Setting the WRITE CONFIGURATION register clears the receive FIFO and the R, T, RA/FE, D0r–D7r, D0t–D7t, Pr, and Pt registers. Bits RTS and CTS remain unchanged. The new configuration is valid on $\overline{\text{CS}}$'s rising edge if the transmit buffer is empty (T = 1) and transmission is over. If the latest transmission has not been completed (T = 0), the registers are updated when the transmission is over.

The WRITE CONFIGURATION register bits (FEN, SHDNi, IR, ST, PE, L, B3-B0) take effect after the current transmission is over. The mask bits (TM, RM, PM, RAM) take effect immediately after SCLK's 16th rising edge.

Table 2. WRITE CONFIGURATION Register Bit Assignment (D15, D14 = 1, 1)

BIT	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DIN	1	1	FEN	SHDNi	TM	RM	PM	RAM	IR	ST	PE	L	ВЗ	B2	B1	В0
DOUT	R	Т	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Notes:

bit 15, 14: DIN

1, 1 = Write Configuration

bit 13: DIN

FEN = 0, FIFO is enabled

FEN= 1, FIFO is disabled

bit 12: DIN

SHDNi = 1, Enter software shutdown

SHDNi = 0, Exit software shutdown

bit 11: DIN

TM = 1, Transmit-buffer-empty interrupt is enabled.

 \overline{TM} = 0, Transmit-buffer-empty interrupt is disabled.

bit 10: DIN

 $\overline{\text{RM}}$ = 1, Data available in the receive register or FIFO interrupt is enabled.

 $\overline{\text{RM}}$ = 0, Data available in the receive register or FIFO interrupt is disabled.

bit 9: DIN

PM = 1, Parity-bit-received interrupt is enabled.

PM = 0, Parity-bit-received interrupt is disabled.

bit 8: DIN

 $\overline{\text{RAM}}$ = 1, Receiver-activity (shutdown mode)/Framing-error (normal operation) interrupt is enabled.

 \overline{RAM} = 0, Receiver-activity (shutdown mode)/Framing-error (normal operation) interrupt is disabled.

bit 7: DIN

IR = 1, IrDA mode is enabled.

IR = 0, IrDA mode is disabled.

bit 6: DIN

ST = 1, Transmit two stop bits

ST = 0, Transmit one stop bit

bit 5: DIN

PE = 1, Parity is enabled for both transmit (state of Pt) and

PE = 0, Parity is disabled for both transmit and receive.

bit 4: DIN

L = 1, 7-bit words (8-bit words if PE = 1)

L = 0, 8-bit words (9-bit words if PE = 1)

bit 3-0: DIN

B3-B0 = XXXX Baud-Rate Divisor select bits. See Table 6.

bit 15: DOUT

R = 1, Data is available to be read from the receive.

register or FIFO.

R = 0, Receive register and FIFO are empty.

bit 14: DOUT

T = 1, Transmit buffer is empty.

T = 0, Transmit buffer is full.

bit 13-0: DOUT

Zeros

Bits 15 and 14 of the DOUT WRITE CONFIGURATION word (R and T) are sent out of the MAX3140 along with 14 trailing zeros. The use of the R and T bits is optional, but ignore the 14 trailing zeros.

Warning! The UART requires stable crystal oscillator operation before configuration (typically ~25ms after power-up). At power-up, compare the WRITE CONFIGURATION bits with the READ CONFIGURATION bits in a software loop until both match. This ensures that the oscillator is stable and the UART is configured correctly.

READ CONFIGURATION Register (D15, D14 = 0, 1)

Use the READ CONFIGURATION register to read back the last configuration written to the UART. In this mode, bits 15 and 14 of the DIN configuration word are required to be 0 and 1, respectively, to enable the READ CONFIGURATION mode. Clear bits 13–1 of the DIN word. Bit 0 is the test bit to put the UART in test mode (see the *Test Mode* section). Table 3 shows the bit assignment for the READ CONFIGURATION register.

Table 3. READ CONFIGURATION Register Bit Assignment (D15, D14 = 0, 1)

BIT	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DIN	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	TEST
DOUT	R	Т	FEN	SHDNo	TM	RM	PM	RAM	IR	ST	PE	L	ВЗ	B2	B1	В0

Notes:

bit 15: DOUT

R = 1, Data is available to be read from the receive register or FIFO.

R = 0, Receive register and FIFO are empty.

bit 14: DOUT

T = 1, Transmit buffer is empty.

T = 0, Transmit buffer is full.

bit 13: DOUT

 $\overline{\text{FEN}}$ = 0, FIFO is enabled

FEN = 1, FIFO is disabled

bit 12: DOUT

SHDNo = 1, Software shutdown is enabled.

SHDNo = 0, Software shutdown is disabled.

bit 11: DOUT

TM = 1, Transmit-buffer-empty interrupt is enabled.

 \overline{TM} = 0, Transmit-buffer-empty interrupt is disabled.

bit 10: DOUT

 $\overline{\text{RM}}$ = 1, Data available in the receive register or FIFO interrupt is enabled.

 $\overline{\text{RM}}$ = 0, Data available in the receive register or FIFO interrupt is disabled.

bit 9: DOUT

PM = 1, Parity-bit-received interrupt is enabled.

PM = 0, Parity-bit-received interrupt is disabled.

bit 8: DOUT

RAM = 1, Receiver-activity (shutdown mode)/Framing-error (normal operation) interrupt is enabled.

RAM = 0, Receiver-activity (shutdown mode)/Framing-error (normal operation) interrupt is disabled.

bit 7: DOUT

IR = 1, IrDA mode is enabled.

IR = 0. IrDA mode is disabled.

bit 6: DOUT

ST = 1, Transmit two stop bits.

ST = 0, Transmit one stop bit.

bit 5: DOUT

PE = 1, Parity is enabled for both transmit (state of Pt) and receive

PE = 0, Parity is disabled for both transmit and receive.

bit 4: DOUT

L = 1, 7-bit words (8-bit words if PE = 1)

L = 0, 8-bit words (9-bit words if PE = 1)

bit 3-0: DOUT

B3-B0 = XXXX Baud-Rate Divisor select bits. See Table 6.

bit 15, 14: DIN

0, 1 = Read Configuration

bit 13-1: DIN

Zeros

bit 0: DIN

If TEST = 1 and \overline{CS} = 0, then \overline{RTS} = 16xBaudCLK

TEST = 0, Disables TEST mode.

Test Mode

The device enters a test mode if bit 0 of the DIN configuration word equals 1 when performing a READ CONFIGURATION. In this mode, if $\overline{CS}=0$, the \overline{RTS} pin transmits a clock that is 16 times the baud rate. The TX pin is low as long as \overline{CS} remains low while in test mode. Table 3 shows the bit assignment for the READ CONFIGURATION register.

WRITE DATA Register (D15, D14 = 1, 0)

Use the WRITE DATA register for transmitting to the TX buffer and receiving from the RX buffer (and RX FIFO when enabled). When using this register, the DIN and DOUT WRITE DATA words are used simultaneously and bits 13–11 for both the DIN and DOUT WRITE DATA words are meaningless zeros. The DIN WRITE DATA word contains the data that is being transmitted, and the DOUT WRITE DATA word contains the data

that is being received from the RX FIFO. Table 4 shows the bit assignment for the WRITE DATA register. To change the RTS pin's output state without transmitting data, set the TE bit high. If performing a WRITE DATA operation, the R bit clears on the falling edge of SCLK's 16th clock pulse if no new data is available.

READ DATA Register (D15, D14 = 0, 0)

Use the READ DATA register for receiving data from the RX FIFO. When using this register, bits 15 and 14 of DIN must both be 0. Clear bits 13–0 of the DIN READ DATA word. Table 5 shows the bit assignments for the READ DATA register. Reading all available data clears the R bit and interrupt IRQ. If performing a READ DATA operation, the R bit clears on the falling edge of SCLK's 16th clock pulse if no new data is available.

Table 4. WRITE DATA Register Bit Assignment (D15, D14 = 1, 0)

BIT	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DIN	1	0	0	0	0	TE	RTS	Pt	D7t	D6t	D5t	D4t	D3t	D2t	D1t	D0t
DOUT	R	Т	0	0	0	RA/FE	CTS	Pr	D7r	D6r	D5r	D4r	D3r	D2r	D1r	D0r

Notes:

5, 14: DIN

1, 0 = Write Data

bit 13-11: DIN

Zeros

bit 10: DIN

 $\overline{TE} = 1$, Disables transmit, and only \overline{RTS} will be updated.

 $\overline{\text{TE}} = 0$, Enables transmit.

bit 9: DIN

RTS = 1, Configures \overline{RTS} = 0 (Logic Low).

RTS = 0, Configures \overline{RTS} = 1 (Logic High).

bit 8: DIN

Pt = 1, Transmit parity bit is high. If PE = 1, a high parity bit will be transmitted. If PE = 0, then no parity bit will be transmitted.

Pt = 0, Transmit parity bit is low. If PE = 1, a low parity bit will be transmitted. If PE = 0, then no parity bit will be transmitted.

bit 7-0: DIN

D7t-D0t = Transmitting Data bits. D7t is ignored when L = 1.

bit 15: DOUT

R = 1, Data is available to be read from the receive register or FIFO.

R = 0, Receive register and FIFO are empty.

bit 14: DOUT

T = 1, Transmit buffer is empty.

T = 0, Transmit buffer is full.

bit 13-11: DOUT

Zeros

bit 10: DOUT

RA/FE = Receive-activity (UART shutdown)/Framing-error (normal operation) bit.

bit 9: DOUT

CTS = $\overline{\text{CTS}}$ input state. If CTS = 0, then $\overline{\text{CTS}}$ = 1 and vice versa.

bit 8: DOUT

Pr = Received parity bit. This is only valid if PE = 1.

bit 7-0: DOUT

D7t-D0t = Received Data bits. D7r = 0 for L = 1.

Table 5. READ DATA Register Bit Assignment (D15, D14 = 0, 0)

BIT	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DIN	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
DOUT	R	Т	0	0	0	RA/FE	CTS	Pr	D7r	D6r	D5r	D4r	D3r	D2r	D1r	D0r

Notes:

bit 15, 14: DIN

0, 0 = Read Data

bit 13-0: DIN

Zeros

bit 15: DOUT

R = 1, Data is available to be read from the receive register or

R = 0, Receive register and FIFO are empty.

bit 14: DOUT

T = 1, Transmit buffer is empty.

T = 0, Transmit buffer is full.

Baud-Rate Generator

The baud-rate generator determines the rate at which the transmitter and receiver operate. Bits B3–B0 in the WRITE CONFIGURATION register determine the baudrate divisor (BRD), which divides the X1 oscillator frequency. The on-board oscillator operates with either a 1.8432MHz or a 3.6864MHz crystal, or is driven at X1 with a 45% to 55% duty-cycle square wave. Table 6 shows baud-rate divisors for given input codes, as well as the baud rate for 1.8432MHz and 3.6864MHz crystals. The generator's clock is 16 times the baud rate.

Interrupt Sources and Masks

Using the READ DATA or WRITE DATA register clears the interrupt IRQ, assuming the conditions that initiated the interrupt no longer exist. Table 7 gives the details for each interrupt source. Figure 15 shows the functional diagram for the interrupt sources and mask blocks.

Two examples of setting up an IRQ for the MAX3140 are shown below.

Example 1: Setting up only the transmit buffer-empty interrupt.

Send the 16-bit word below into DIN of the MAX3140 using the WRITE CONFIGURATION register. This 16-bit word configures the MAX3140 for 9600bps, 8-bit words, no parity, and one stop bit with a 1.8432MHz crystal.

binary 110010000001010

HEX C80A

bit 13-11: DOUT

Zeros

bit 10: DOUT

RA/FE = Receive-activity (UART shutdown)/Framing-error (normal operation) bit

bit 9: DOUT

 $CTS = \overline{CTS}$ input state. If CTS = 0, then $\overline{CTS} = 1$ and vice versa.

bit 8: DOUT

Pr = Received parity bit. This is only valid if PE = 1.

bit 7-0: DOUT

D7t-D0t = Received Data bits. D7r = 0 for L = 1.

Table 6. Baud-Rate Selection Table*

В3	BA B2	UD B1	В0	DIVISION RATIO	BAUD RATE (fosc = 1.8432MHz)	BAUD RATE (fosc = 3.6864MHz)
0	0	0	0**	1	115.2k**	230.4k**
0	0	0	1	2	57.6k	115.2k
0	0	1	0	4	28.8k	57.6k
0	0	1	1	8	14.4k	28.8k
0	1	0	0	16	7200	14.4k
0	1	0	1	32	3600	7200
0	1	1	0	64	1800	3600
0	1	1	1	128	900	1800
1	0	0	0	3	38.4k	76.8k
1	0	0	1	6	19.2k	38.4k
1	0	1	0	12	9600	19.2k
1	0	1	1	24	4800	9600
1	1	0	0	48	2400	4800
1	1	0	1	96	1200	2400
1	1	1	0	192	600	1200
1	1	1	1	384	300	600

^{*}Standard baud rates shown in bold

^{**}Default baud rate

Table 7. Interrupt Sources and Masks—Bit Descriptions

BIT NAME	MASK BIT	MEANING WHEN SET	DESCRIPTION							
Pr	PМ	Received parity bit = 1	The Pr bit reflects the value in the word currently in the receive-buffer register (oldest data available). The Pr bit is set when parity is enabled (PE = 1) and the received parity bit is 1. The Pr bit is cleared either when parity is not enabled (PE = 0), or when parity is enabled and the received bit is 0. An interrupt is issued based on the oldest Pr value in the receiver FIFO. The oldest Pr value is the next value read by a READ DATA operation.							
R	RM	Data available	The R bit is set when new data is available to be read or when data is being read from the receive register/FIFO. FIFO is cleared when all data has been read. An interrupt is asserted as long as $R=1$ and $\overline{RM}=1$.							
RA/FF	RAM	Transition on RX when in shutdown; framing	This is the RA (RX-transition) bit in shutdown, and the FE (framing-error) bit in operating mode. RA is set if there has been a transition on RX since entering shutdown. RA is cleared when the MAX3140 exits shutdown. \overline{IRQ} is asserted when RA is set and $\overline{RAM} = 1$.							
RAVEE	HAIVI	error when not in shutdown	FE is determined solely by the currently received data, and is not stored in FIFO. The FE bit is set if a zero is received when the first stop bit is expected. FE is cleared upon receipt of the next properly framed character. $\overline{\text{IRQ}}$ is asserted when FE is set and $\overline{\text{RAM}} = 1$.							
Т	TM	Transmit buffer is empty	The T bit is set when the transmit buffer is ready to accept data. $\overline{\text{IRQ}}$ is asserted low if $\overline{\text{TM}} = 1$ and the transmit buffer becomes empty. This source is cleared on the rising edge of SCLK's 16th pulse when using a READ DATA or WRITE DATA operation. Although the interrupt is cleared, poll T to determine transmit-buffer status.							




Figure 15. Functional Diagram for Interrupt Sources and Mask Blocks

Example 2: Setting up only the data-available (or data-being-read) interrupt.

Send the 16-bit word below into DIN of the MAX3140 using the WRITE CONFIGURATION register. This 16-bit word configures the MAX3140 for 9600bps, 8-bit words, no parity, and one stop bit with a 1.8432MHz crystal.

binary 1100010000001010

HEX C40A

Receive FIFO

The MAX3140 contains a receive FIFO for data received by the UART to minimize processor overhead. The receive FIFO is 8 words deep and clears automatically if it overflows. Shutting down the UART also clears the receive FIFO. Upon power-up, the receive FIFO is enabled. To disable the receive FIFO, set the FEN bit high when writing to the WRITE CONFIGURATION register. To check whether the FIFO is enabled or disabled, read back the FEN bit using the READ CONFIGURATION.

UART Shutdown

In shutdown, the oscillator turns off to reduce power consumption (ICCSHDN UART < 1mA). The UART enters shutdown in one of two ways: by a software command (SHDNi bit = 1) or by a hardware command (SHDN = logic low). The hardware shutdown immediately terminates any transmission in progress. The software shutdown, requested by setting SHDNi bit = 1, is entered upon completing the transmission of the data in both the transmit-shift register and the transmit-buffer register. The SHDNo bit is set when the UART enters shutdown (either hardware or software). The microcontroller (μ C) can monitor the SHDNo bit to determine when all data has been transmitted, then shut down RS-485 transceivers at that time.

Shutdown clears the receive FIFO, R, RA/FE, D0r–D7r, Pr, and Pt registers and sets the T bit high. Configuration bits (\overline{RM} , \overline{TM} , \overline{PM} , \overline{RAM} , IR, ST, PE, L, B0-3, and RTS) can be modified when SHDNo = 1 and CTS can also be read. Even though RA is reset upon entering shutdown, it goes high when a transition is detected on the RX pin. This allows the UART to monitor activity on the receiver when in shutdown.

The command to power up (SHDNi = 0) turns on the oscillator when $\overline{\text{CS}}$ goes high if $\overline{\text{SHDN}}$ = logic high, with a start-up time of at least 25ms. This is done by writing to the WRITE CONFIGURATION register, which clears all registers but RTS and CTS. Since the crystal oscillator typically requires at least 25ms to start, the first received characters can be garbled and a framing error may occur.

RS-485/RS-422 Transceiver

The RS-485/RS-422 transceiver is equipped with numerous features allowing it to be configured for any RS-485/RS-422 application. Figure 10 shows the MAX3140 functional diagram. Included in the RS-485/RS-422 transceiver function is full- and half-duplex selectability, true fail-safe circuitry, programmable slew-rate limiting, receiver input filtering, and phase control circuitry.

Full Duplex or Half Duplex

The MAX3140 operates in either full- or half-duplex mode. Drive the H/\overline{F} pin low, leave it unconnected (internal pull-down), or connect it to GND for full-duplex operation or drive it high for half-duplex operation. In half-duplex mode, the receiver inputs are switched to the driver outputs, connecting outputs Y and Z to inputs A and B, respectively. In half-duplex mode, the internal full-duplex receiver input resistors are still connected to inputs A and B.

True Fail-Safe Circuitry

The MAX3140 **guarantees** a logic-high receiver output when the receiver inputs are shorted or open, or when they are connected to a terminated transmission line with all drivers disabled. This is done by setting the receiver threshold between -50mV and -200mV. If the differential receiver input voltage (A-B) is greater than or equal to -50mV, RO is logic high. If A-B is less than or equal to -200mV, RO is logic low. In the case of a terminated bus with all transmitters disabled, the receiver's differential input voltage is pulled to 0 by the termination. With the receiver thresholds of the MAX3140, this results in a logic high with a 50mV minimum noise margin. Unlike previous fail-safe devices, the -50mV to -200mV threshold complies with the ±200mV EIA/TIA-485 standard.

Programmable Slew-Rate Limiting

The MAX3140 has several programmable operating modes. Transmitter rise and fall times are programmable at 2500ns, 750ns, or 25ns, resulting in maximum data rates of 115kbps, 500kbps, or 10Mbps, respectively. To select the desired data rate, drive SRL to one of three possible states by using a three-state driver, by connecting it to VCC or GND, or by leaving it unconnected. For 115kbps operation, set the three-state device in high-impedance mode or leave SRL unconnected. For 500kbps operation, drive SRL high or connect it to VCC. For 10Mbps operation, drive SRL low or connect it to GND. SRL can be changed during operation without interrupting data communications.

Receiver Input Filtering

The receivers of the MAX3140, when operating in 115kbps or 500kbps mode, incorporate input filtering in addition to input hysteresis. This filtering enhances noise immunity with differential signals that have very slow rise and fall times. Receiver propagation delay increases by 20% due to this filtering.

Phase Control Circuitry

Occasionally, twisted-pair lines are connected backward from normal orientation. The MAX3140 has two pins that invert the phase of the driver and the receiver to correct for this problem. For normal operation, drive TXP and RXP low, connect them to ground, or leave them unconnected (internal pull-down). To invert the driver phase, drive TXP high or connect it to V_{CC}. To invert the receiver phase, drive RXP high or connect it to V_{CC}. Note that the receiver threshold is positive when RXP is high.

_Applications Information

Crystals, Oscillators, and Ceramic Resonators

The MAX3140 includes an oscillator circuit derived from an external crystal for baud-rate generation. For standard baud rates, use a 1.8432MHz or 3.6864MHz crystal. The 1.8432MHz crystal results in lower operating current; however, the 3.6864MHz crystal may be more readily available in surface-mount packages.

Ceramic resonators are low-cost alternatives to crystals and operate similarly, though the Q and accuracy are lower. Some ceramic resonators are available with integral load capacitors, which can further reduce cost. The trade-off between crystals and ceramic resonators is in initial frequency accuracy and temperature drift. Keep the total error in the baud-rate generator below

1% for reliable operation with other systems. This is accomplished easily with a crystal, and in most cases is achieved with ceramic resonators. Table 8 lists different types of crystals and resonators and their suppliers.

The MAX3140's oscillator supports parallel-resonant mode crystals and ceramic resonators, or can be driven from an external clock source. Internally, the oscillator consists of an inverting amplifier with its input (X1) tied to its output (X2) by a bias network that self-biases the inverter at approximately VCC/2. The external feedback circuit, usually a crystal from X2 to X1, provides 180° of phase shift, causing the circuit to oscillate. As shown in the standard application circuit, the crystal or resonator is connected between X1 and X2, with the load capacitance for the crystal being the series combination of C1 and C2. For example, for a 1.8432MHz crystal with a specified load capacitance of 11pF, use 22pF capacitors on either side of the crystal to ground. Series-resonant mode crystals have a slight frequency error, typically oscillating 0.03% higher than specified seriesresonant frequency when operated in parallel mode.

Note: It is very important to keep crystal, resonator, and load-capacitor leads and traces as short and direct as possible. Make the X1 and X2 trace lengths and ground tracks short, with no intervening traces. This helps minimize parasitic capacitance and noise pickup in the oscillator, and reduces EMI. Minimize capacitive loading on X2 to minimize supply current. The MAX3140's X1 input can be driven directly by an external CMOS clock source. The trip level is approximately equal to V_{CC}/2. Make no connection to X2 in this mode. If a TTL or non-CMOS clock source is used, ACcouple with a 10nF capacitor to X1. A 2V peak-to-peak swing on the input is required for reliable operation.

Table 8. Component and Supplier List

DESCRIPTION	FREQUENCY (MHz)	TYPICAL C1, C2 (pF)	SUPPLIER	PART NUMBER	PHONE NUMBER
Through-Hole Crystal (HC-49/U)	1.8432	25	ECS International, Inc.	ECS-18-13-1	(913) 782-7787
Through-Hole Ceramic Resonator	1.8432	47	Murata North America	CSA1.84MG	(800) 831-9172
Through-Hole Crystal (HC-49/US)	3.6864	33	ECS International, Inc.	ECS-36-18-4	(913) 782-7787
SMT Crystal	3.6864	39	ECS International, Inc.	ECS-36-20-5P	(913) 782-7787
SMT Ceramic Resonator	3.6864	None (integral)	AVX/Kyocera	PBRC-3.68B	(803) 448-9411

9-Bit Networks

The MAX3140 supports a common multidrop communication technique referred to as 9-bit mode. In this mode, the parity bit is set to indicate a message that contains a header with a destination address. Set the MAX3140's parity mask to generate interrupts for this condition. Operating a network in this mode reduces the processing overhead of all nodes by enabling the slave controllers to ignore most message traffic. This relieves the remote processor to handle more useful tasks.

In 9-bit mode, the MAX3140 is set up with eight bits plus parity. The parity bit in all normal messages is clear, but is set in an address-type message. The MAX3140's parity-interrupt mask generates an interrupt on high parity when enabled. When the master sends an address message with the parity bit set, all MAX3140 nodes issue an interrupt. All nodes then retrieve the received byte to compare to their assigned address. Once addressed, the node continues to process each received byte. If the node was not addressed, it ignores all message traffic until a new address is sent out by the master.

The parity/9th-bit interrupt is controlled only by the data in the receive register and is not affected by data in the FIFO, so the most effective use of the parity/9th-bit interrupt is with FIFO disabled. With the FIFO disabled, received nonaddress words are ignored and not even read from the UART.




Figure 16. IrDA Timing

SIR IrDA Mode

The MAX3140's IrDA mode communicates with other IrDA SIR-compatible devices, or reduces power consumption in opto-isolated applications.

In IrDA mode, a bit period is shortened to 3/16 of a baud period (1.61µs at 115,200 baud) (Figure 16). A data zero is transmitted as a pulse of light (TX = logic low, RX = logic high).

In receive mode, the RX signal's sampling is done halfway into the transmission of a high level. The sampling is done once, instead of three times, as in normal mode. The MAX3140 ignores pulses shorter than approximately 1/16 of the baud period. The IrDA device that is communicating with the MAX3140 must transmit pulses at 3/16 of the baud period. For compatibility with other IrDA devices, set the format to 8-bit data, one stop, no parity.

256 RS-485 Transceivers on the Bus

The standard RS-485 receiver input impedance is $12k\Omega$ (one unit load), and the standard driver can drive up to 32 unit loads. The MAX3140 has a 1/8-unit-load receiver input impedance ($96k\Omega$), allowing up to 256 transceivers to be connected in parallel on one communication line. Any combination of these devices and/or other RS-485 transceivers with a total of 32 unit loads or less can be connected to the line.

Reduced EMI and Reflections for the RS-485/RS-422 Driver

The MAX3140 with SRL = V_{CC} or unconnected, is slew-rate limited, minimizing EMI and reducing reflections caused by improperly terminated cables. Figure 17 shows the driver output waveform and its Fourier analy-




Figure 17. Driver Output Waveform and FFT Plot of MAX3140 with SRL = GND, Transmitting at 20kHz





Figure 18. Driver Output Waveform and FFT Plot of MAX3140 with $SRL = V_{CC}$, Transmitting a 20kHz Signal



with SRL = Unconnected, Transmitting a 20kHz Signal

sis of a 20kHz signal transmitted with SRL = GND. Highfrequency harmonic components with large amplitudes are evident. Figure 18 shows the same signal for SRL = VCC, transmitting under the same conditions. Figure 18's high-frequency harmonic components are much lower in amplitude, compared with Figure 17's, and the potential for EMI is significantly reduced. Figure 19 shows the same signal for SRL = unconnected, transmitting under the same conditions. In general, a transmitter's rise time relates directly to the length of an unterminated stub, which can be driven with only minor waveform reflections, The following equation expresses this relationship conservatively:

Length = $t_{RISE} / (10 \cdot 1.5 \text{ ns/ft})$

where trisf is the transmitter's rise time.

For example, consider a rise time of 1320ns. This results in excellent waveforms with a stub length up to 90 feet. A system can work well with longer unterminated stubs, even with severe reflections, if the waveform settles out before the UART samples them.

RS-485/RS-422 Transceiver Low-Power Shutdown Mode

Low-power shutdown mode is initiated by bringing both RE high and DE low. RE and DE may be driven simultaneously; the MAX3140 is guaranteed not to enter shutdown if RE is high and DE is low for less than 50ns. If the inputs are in this state for at least 600ns, the device is guaranteed to enter shutdown.

Enable times tzH and tzL in the Switching Characteristics tables assume the device was not in a lowpower shutdown state. Enable times tzH(SHDN) and tzi (SHDN) assume the device was shut down. It takes drivers and receivers longer to become enabled from low-power shutdown mode (tzH(SHDN), tzH(SHDN)) than from driver/receiver-disable mode (tzH, tzL).

Driver Output Protection

Two mechanisms prevent excessive output current and power dissipation caused by faults or by bus contention. The first, a foldback current limit on the output stage, provides immediate protection against short circuits over the whole common-mode voltage range (see Typical Operating Characteristics). The second, a thermal shutdown circuit, forces the driver outputs into a high-impedance state if the die temperature becomes excessive.

Line Length vs. Data Rate

The RS-485/RS-422 standard covers line lengths up to 4000 feet. For line lengths greater than 4000 feet, use the repeater application shown in Figure 20.

Figures 21, 22, and 23 show the system differential voltage for the parts driving 4000 feet of 26AWG twistedpair wire into 120Ω loads.

Typical Applications

The MAX3140 is designed for bidirectional data communications on multipoint bus transmission lines. The RS-485 transceiver can be used in any RS-485 application due to its numerous features and its programmability. A typical half-duplex circuit for the MAX3140 is shown in Figure 24, and a corresponding half-duplex

network is shown in Figure 25. A typical full-duplex circuit for the MAX3140 is shown in Figure 26, and a corresponding full-duplex network is shown in Figure 27. Since the MAX3140's internal UART has IrDA capability, a standard IR transceiver (e.g., the MAX3120) can be used to provide IrDA communication (Figure 28).




Figure 20. Line Repeater in Full-Duplex Mode




Figure 21. System Differential Voltage at 50kHz Driving 4000 Feet of Cable with SRL = Unconnected




Figure 22. System Differential Voltage at 100kHz Driving 4000 Feet of Cable with SRL = V_{CC}




Figure 23. System Differential Voltage at 200kHz Driving 4000 Feet of Cable with SRL = GND




Figure 24. Typical Half-Duplex Operating Circuit




Figure 25. Typical Half-Duplex RS-485 Network




Figure 26. Typical Full-Duplex Operating Circuit




Figure 27. Typical Full-Duplex RS-422 Network




Figure 28. Typical IR and RS-485 Operating Circuit

Software Driver

Listing 1 is a C-language outline of an interrupt-driven software driver that interfaces to a MAX3140, providing an intermediate layer between the bit-manipulation subroutine and the familiar PutChar/GetChar subroutines.

The user must supply code for managing the transmit and receive queues, as well as the low-level hardware interface itself. The interrupt control hardware must be initialized before this driver is called.

Listing 1. Outline for a MAX3140 Software Driver

```
char is an 8 bit character. int is a 16 bit unsigned integer.
& is the bitwise Boolean AND operator. | is the bitwise Boolean OR operator.
/* High level interface routine to put a character to the MAX3140. */
PutChar (char c)
        EnQueue (txqueue, c);
        /* enable the transmit-buffer-empty interrupt */
        config = config | 0x0800; /* set the TM bit */
        config = config | 0xC000; /* set bits 15 and 14 */
        MAX3140 (config);
/* High level interface routine to get a character from the MAX3140.
** Wait for a character to be received, if necessary.
char GetChar ()
        while ( IsQueueEmpty ( rxqueue ) )
                 /* wait for data to be received */;
        return DeQueue (rxqueue);
}
/* Configure the MAX3140 with the specified baud rate. */
ConfigureMAX3140 (int baud rate index)
        baud rate index = baud rate_index & 0x000F; /* restrict to a 4 bit field */
        config = 0xC400 + baud rate index; /* enable received data interrupt */
        MAX3140 (config);
}
```

Listing 1. Outline for a MAX3140 Software Driver (continued)

```
/* private variable that stores the configuration settings for the MAX3140 */
int config;
/* Low level communication routine between the computer and the MAX3140.
** This is a PRIVATE routine to be used only within the driver software.
int MAX3140 (int mosi)
        int miso;
        /* this is interface-specific.
         ** Transmit 16 bits of master-out, slave-in data, MSB first,
         ** while simultaneously receiving 16 bits of master-in, slave-out data.
         ** If and SPI hardware interface is available, use (CPOL=0,CPHA=0) mode.
         ** Lacking specialized hardware, just set and clear I/O bits to generate
         ** the waveform in figues 1 and 4 in the MAX3140 data sheet.
        return miso; /* return 16 bits of master-in, slave-out data, MSB first */
}
/* This driver needs a txqueue transmit-data queue and a rxqueue receive-data queue.
** These can be ring buffers or any other kind of first-in, first-out data queue.
EnQueue ( queue , char )
char DeQueue ( queue )
true/false IsQueueEmpty ( queue )
```


Listing 1. Outline for a MAX3140 Software Driver (continued)

```
/* Interrupt service routine called when the MAX3140's INT pin falls to a low level.
** This is a PRIVATE routine to be used only within the driver software.
ServiceMAX3140int()
        int rxdata;
        int txdata;
        char c;
        /* issue a READ DATA command to discover the cause of the interrupt */
        rxdata = MAX3140 (0);
        if (rxdata & 0x8000)
                                  /* the R bit = 1 */
                 c = rxdata & 0x00FF; /* get the received character data */
                 EnQueue (rxqueue, c);
        if (rxdata & 0x4000)
                                /* the T bit = 1 */
                 if ( IsQueueEmpty ( txqueue ) )
                         /* mask the transmit-buffer-empty interrupt */
                         config = config & \sim 0x0800; /* clear the TM bit */
                          config = config | 0xC000; /* set bits 15 and 14 */
                         MAX3140 (config);
                 else /* transmit some data */
                          /* issue a WRITE DATA command */
                          txdata = DeQueue (txqueue);
                          c = txdata & 0x00FF; /* get the transmit character */
                          MAX3140 (0x8000 | c);
} /* end of ServiceMAX3140int */
```


Pin Configuration

_Chip Information

TRANSISTOR COUNT: 7479



Package Information



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.