## feATURES

- Smallest Pin-Compatible Octal DACs:

LTC2600: 16 Bits
LTC2610: 14 Bits
LTC2620: 12 Bits

- Guaranteed 16-Bit Monotonic Over Temperature
- Wide 2.5 V to 5.5 V Supply Range
- Low Power Operation: 250 4 A per DAC at 3 V
- Individual Channel Power-Down to 1 $\mu \mathrm{A}$, Max
- Ultralow Crosstalk between DACs (<10 HV )
- High Rail-to-Rail Output Drive ( $\pm 15 \mathrm{~mA}, \mathrm{Min}$ )
- Double-Buffered Digital Inputs
- Pin-Compatible 10-/8-Bit Versions
(LTC1660/LTC1665)
- Tiny 16-Lead Narrow SSOP Package


## APPLICATIONS

- Mobile Communications
- Process Control and Industrial Automation
- Instrumentation
- Automatic Test Equipment

DESCRIPTION

The LTC ${ }^{\circledR} 2600 /$ LTC2610/LTC2620 are octal 16-, 14- and 12-bit, 2.5V-to-5.5V rail-to-rail voltage-output DACs in 16-lead narrow SSOP packages. They have built-in high performance output buffers and are guaranteed monotonic.

These parts establish new board-density benchmarks for 16- and 14-bit DACs and advance performance standards for output drive, crosstalk and load regulation in singlesupply, voltage-output multiples.
The parts use a simple SPI/MICROWIRE ${ }^{\text {TM }}$ compatible 3-wire serial interface which can be operated at clock rates up to 50MHz. Daisy-chain capability and a hardware CLR function are included.

The LTC2600/LTC2610/LTC2620 incorporate a power-on reset circuit. During power-up, the voltage outputs rise less than 10 mV above zero scale; and after power-up, they stay at zero scale until a valid write and update take place.
$\boldsymbol{\triangle}$, LTC and LT are registered trademarks of Linear Technology Corporation.
MICROWIRE is a trademark of National Semiconductor Corporation.

## BLOCK DIAGRAM



Differential Nonlinearity (LTC2600)


ABSOLUTE MAXIMUM RATINGS
(Note 1)
Any Pin to GND .......................................... -0.3 V to 6V
Any Pin to $V_{C C}$ ............................................-6V to 0.3V
Maximum Junction Temperature ......................... $125^{\circ} \mathrm{C}$
Operating Temperature Range
LTC2600C/LTC2610C/LTC2620C $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ LTC2600I/LTC2610I/LTC2620I $\qquad$ $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage Temperature Range $\qquad$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec )................ $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION


Consult LTC Marketing for parts specified with wider operating temperature ranges.

## eLECTRICAL CHARACTERISTICS

The - denotes specifications which apply over the full operating
temperature range, otherwise specifications are at $T_{A}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ to 5.5 V , $\mathrm{V}_{\mathrm{REF}} \leq \mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\text {OUT }}$ unloaded, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | LTC2620 |  |  | LTC2610 |  |  | LTC2600 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| DC Performance |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Resolution |  | - | 12 |  |  | 14 |  |  | 16 |  |  | Bits |
|  | Monotonicity | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=4.096 \mathrm{~V}$ (Note 2) | $\bullet$ | 12 |  |  | 14 |  |  | 16 |  |  | Bits |
| DNL | Differential Nonlinearity | $V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=4.096 \mathrm{~V}$ (Note 2) | $\bullet$ |  |  | $\pm 0.5$ |  |  | $\pm 1$ |  |  | $\pm 1$ | LSB |
| INL | Integral Nonlinearity | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=4.096 \mathrm{~V}$ (Note 2) | - |  | $\pm 0.75$ | $\pm 4$ |  | $\pm 3$ | $\pm 16$ |  | $\pm 12$ | $\pm 64$ | LSB |
|  | Load Regulation | $\begin{aligned} & V_{\text {REF }}=V_{\text {CC }}=5 \mathrm{~V}, \text { Midscale } \\ & I_{\text {OUT }}=0 \mathrm{~mA} \text { to } 15 \mathrm{~mA} \text { Sourcing } \\ & I_{\text {OUT }}=0 \mathrm{~mA} \text { to } 15 \mathrm{~mA} \text { Sinking } \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & 0.025 \\ & 0.025 \end{aligned}$ | $\begin{aligned} & 0.125 \\ & 0.125 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 0.1 \\ & 0.1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 0.5 \end{aligned}$ |  | $\begin{aligned} & 0.3 \\ & 0.3 \end{aligned}$ | $\begin{aligned} & 2 \\ & 2 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{LSB} / \mathrm{mA} \\ & \mathrm{LSB} / \mathrm{mA} \end{aligned}$ |
|  |  | $\begin{gathered} \mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {CC }}=2.5 \mathrm{~V}, \text { Midscale } \\ \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA} \text { to } 7.5 \mathrm{~mA} \text { Sourcing } \\ \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA} \text { to } 7.5 \mathrm{~mA} \text { Sinking } \end{gathered}$ | $\bullet$ |  | $\begin{aligned} & 0.05 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & 0.25 \\ & 0.25 \end{aligned}$ |  | $\begin{aligned} & 0.2 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ |  | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & 4 \\ & 4 \end{aligned}$ | $\begin{aligned} & \mathrm{LSB} / \mathrm{mA} \\ & \mathrm{LSB} / \mathrm{mA} \end{aligned}$ |
| ZSE | Zero-Scale Error | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=4.096 \mathrm{~V}$ Code $=0$ | - |  | 1 | 9 |  | 1 | 9 |  | 1 | 9 | mV |
| $\mathrm{V}_{\text {OS }}$ | Offset Error | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=4.096 \mathrm{~V}$ (Note 7) | - |  | $\pm 1$ | $\pm 9$ |  | $\pm 1$ | $\pm 9$ |  | $\pm 1$ | $\pm 9$ | mV |
|  | $V_{0 S}$ Temperature Coefficient |  |  |  | $\pm 3$ |  |  | $\pm 3$ |  |  | $\pm 3$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| GE | Gain Error | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=4.096 \mathrm{~V}$ | - |  | $\pm 0.2$ | $\pm 0.7$ |  | $\pm 0.2$ | $\pm 0.7$ |  | $\pm 0.2$ | $\pm 0.7$ | \%FSR |
|  | Gain Temperature Coefficient |  |  |  | $\pm 6.5$ |  |  | $\pm 6.5$ |  |  | $\pm 6.5$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |

ELECTRIPL CHPRACTERISTAS The $\bullet$ denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_{A}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}} \leq \mathrm{V}_{C C}, \mathrm{~V}_{O U T}$ unloaded, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | LTC2600/LTC2610/LTC2620 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
| PSR | Power Supply Rejection | $\mathrm{V}_{\text {CC }}= \pm 10 \%$ |  |  | -80 |  | dB |
| R OUT | DC Output Impedance | $\begin{aligned} & V_{\text {REF }}=V_{\text {CC }}=5 \mathrm{~V}, \text { Midscale; }-15 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 15 \mathrm{~mA} \\ & V_{\text {REF }}=\mathrm{V}_{\text {CC }}=2.5 \mathrm{~V} \text {, Midscale; }-7.5 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 7.5 \mathrm{~mA} \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & 0.025 \\ & 0.030 \end{aligned}$ | $\begin{aligned} & 0.15 \\ & 0.15 \end{aligned}$ | $\Omega$ $\Omega$ |
|  | DC Crosstalk (Note 4) | Due to Full Scale Output Change (Note 5) Due to Load Current Change <br> Due to Powering Down (per Channel) |  |  | $\begin{aligned} & \pm 10 \\ & \pm 3.5 \\ & \pm 7.3 \end{aligned}$ |  | $\begin{array}{r} \mu \mathrm{V} \\ \mu \mathrm{~V} / \mathrm{m} \mathrm{~A} \\ \mu \mathrm{~V} \end{array}$ |
| ISC | Short-Circuit Output Current | $V_{C C}=5.5 \mathrm{~V}, V_{\text {REF }}=5.6 \mathrm{~V}$ <br> Code: Zero Scale; Forcing Output to $V_{C C}$ Code: Full Scale; Forcing Output to GND | $\bullet$ | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | $\begin{aligned} & 34 \\ & 34 \end{aligned}$ | $\begin{aligned} & 60 \\ & 60 \end{aligned}$ | mA mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=2.6 \mathrm{~V}$ <br> Code: Zero Scale; Forcing Output to $\mathrm{V}_{\text {cc }}$ Code: Full Scale; Forcing Output to GND | $\bullet$ | 7.5 7.5 | $\begin{aligned} & 18 \\ & 24 \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | mA |

## Reference Input

|  | Input Voltage Range |  | $\bullet$ | 0 | $V_{\text {CC }}$ | V |
| :--- | :--- | :--- | :--- | ---: | :---: | :---: |
|  | Resistance | Normal Mode | $\bullet$ | 11 | 16 | 20 |
|  | Capacitance |  |  | $\mathrm{k} \Omega$ |  |  |
| $I_{\text {REF }}$ | Reference Current, Power Down Mode | All DACs Powered Down | $\bullet$ | 90 | pF |  |

Power Supply

| $V_{C C}$ | Positive Supply Voltage | For Specified Performance | $\bullet$ | 2.5 | 5.5 | V |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $I_{C C}$ | Supply Current | $V_{C C}=5 \mathrm{~V}$ (Note 3) | $\bullet$ | 2.6 | 4 | mA |
|  |  | $V_{C C}=3 V($ Note 3) | $\bullet$ | 2.0 | 3.2 | mA |
|  |  | All DACs Powered Down (Note 3) $V_{C C}=5 \mathrm{~V}$ | $\bullet$ | 0.35 | 1 | $\mu A$ |
|  |  | All DACs Powered Down (Note 3) $V_{C C}=3 \mathrm{~V}$ | $\bullet$ | 0.10 | 1 | $\mu \mathrm{~A}$ |

## Digital I/0

| $\mathrm{V}_{\mathrm{IH}}$ | Digital Input High Voltage | $\begin{aligned} & V_{C C}=2.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & V_{C C}=2.5 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 2.4 \\ & 2.0 \\ & \hline \end{aligned}$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | Digital Input Low Voltage | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & V_{C C}=2.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 0.8 \\ & 0.6 \end{aligned}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Digital Output High Voltage | Load Current $=-100 \mu \mathrm{~A}$ | $\bullet$ | $V_{C C}-0.4$ | V |
| $\mathrm{V}_{0 \mathrm{~L}}$ | Digital Output Low Voltage | Load Current $=+100 \mu \mathrm{~A}$ | $\bullet$ | 0.4 | V |
| LLK | Digital Input Leakage | $\mathrm{V}_{\text {IN }}=$ GND to $\mathrm{V}_{\text {CC }}$ | $\bullet$ | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Digital Input Capacitance | (Note 6) | $\bullet$ | 8 | pF |

## LTC2600/LTC2610/LTC2620

ELECTRICA CHARACTERISTAS The • denotes specifications which apply over the full operating
temperature range, otherwise specifications are at $T_{A}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}} \leq \mathrm{V}_{C C}, \mathrm{~V}_{O U T}$ unloaded, unless otherwise noted.

|  | PARAMETER | CONDITIONS | LTC2620 |  |  | LTC2610 |  |  | LTC2600 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| AC Performance |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {S }}$ | Settling Time (Note 8) | $\begin{array}{\|l\|} \hline \pm 0.024 \% ~(~ \\ \pm 1 \text { LSB at } 12 \text { Bits }) \\ \pm 0.006 \% ~(~ \\ 1 \text { LSB at } 14 \text { Bits) } \\ \pm 0.0015 \% \text { ( } \pm 1 \text { LSB at } 16 \text { Bits }) \\ \hline \end{array}$ |  | 7 |  |  | $\begin{aligned} & 7 \\ & 9 \end{aligned}$ |  |  | $\begin{gathered} \hline 7 \\ 9 \\ 10 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~S} \\ & \mu \mathrm{~S} \\ & \hline \end{aligned}$ |
|  | Settling Time for 1LSB Step (Note 9) | $\begin{array}{\|l}  \pm 0.024 \% ~(~ \\ \pm 1 \mathrm{LSB} \text { at } 12 \text { Bits }) \\ \pm 0.006 \% ~(~ \\ 1 \mathrm{LSB} \text { at } 14 \text { Bits) } \\ \pm 0.0015 \% \text { ( } \pm 1 \mathrm{LSB} \text { at } 16 \text { Bits) } \\ \hline \end{array}$ |  | 2.7 |  |  | $\begin{aligned} & 2.7 \\ & 4.8 \end{aligned}$ |  |  | $\begin{aligned} & 2.7 \\ & 4.8 \\ & 5.2 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~S} \\ & \mu \mathrm{~S} \\ & \hline \end{aligned}$ |
|  | Voltage Output Slew Rate |  |  | 0.80 |  |  | 0.80 |  |  | 0.80 |  | $\mathrm{V} / \mathrm{\mu s}$ |
|  | Capacitive Load Driving |  |  | 1000 |  |  | 1000 |  |  | 1000 |  | pF |
|  | Glitch Impulse | At Midscale Transition |  | 12 |  |  | 12 |  |  | 12 |  | $\mathrm{nV} \cdot \mathrm{s}$ |
|  | Multiplying Bandwidth |  |  | 180 |  |  | 180 |  |  | 180 |  | kHz |
| $e_{n}$ | Output Voltage Noise Density | $\begin{aligned} & \text { At } f=1 \mathrm{kHz} \\ & \text { At } \mathrm{f}=10 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 120 \\ & 100 \end{aligned}$ |  |  | $\begin{aligned} & 120 \\ & 100 \end{aligned}$ |  |  | $\begin{aligned} & 120 \\ & 100 \end{aligned}$ |  | $\begin{aligned} & \mathrm{nV} / \sqrt{\mathrm{Hz}} \\ & \mathrm{nV} / \sqrt{\mathrm{Hz}} \end{aligned}$ |
|  | Output Voltage Noise | 0.1 Hz to 10 Hz |  | 15 |  |  | 15 |  |  | 15 |  | $\mu V_{\text {P-P }}$ |

TMInC CHARACTERISTICS The © denotes specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (See Figure 1) (Note 6)

|  |  |  | LTC2600/LTC2610/LTC2620 |  |
| :--- | :--- | :--- | :--- | :--- |
| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP |

## $\mathrm{V}_{\text {CC }}=2.5 \mathrm{~V}$ to 5.5 V

| $\mathrm{t}_{1}$ | SDI Valid to SCK Setup |  | $\bullet$ | 4 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{2}$ | SDI Valid to SCK Hold |  | $\bullet$ | 4 |  | ns |
| $t_{3}$ | SCK High Time |  | $\bullet$ | 9 |  | ns |
| $\mathrm{t}_{4}$ | SCK Low Time |  | $\bullet$ | 9 |  | ns |
| $t_{5}$ | $\overline{\text { CS/LD Pulse Width }}$ |  | $\bullet$ | 10 |  | ns |
| $\mathrm{t}_{6}$ | LSB SCK High to $\overline{C S} / L D$ High |  | $\bullet$ | 7 |  | ns |
| ${ }_{7}$ | $\overline{\text { CS/LD Low to SCK High }}$ |  | $\bullet$ | 7 |  | ns |
| $\mathrm{t}_{8}$ | SDO Propagation Delay from SCK Falling Edge | $\begin{aligned} & \mathrm{C}_{\mathrm{LOAD}}=10 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & 20 \\ & 45 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \hline \end{aligned}$ |
| t9 | $\overline{\mathrm{CLR}}$ Pulse Width |  | $\bullet$ | 20 |  | ns |
| $\mathrm{t}_{10}$ | $\overline{\text { CS/LD High to SCK Positive Edge }}$ |  | $\bullet$ | 7 |  | ns |
|  | SCK Frequency | 50\% Duty Cycle | $\bullet$ |  | 50 | MHz |

Note 1: Absolute maximum ratings are those values beyond which the life of a device may be impaired.
Note 2: Linearity and monotonicity are defined from code $\mathrm{k}_{\mathrm{L}}$ to code $2^{N}-1$, where $N$ is the resolution and $k_{L}$ is given by $k_{L}=0.016\left(2^{N} / N_{\text {REF }}\right)$, rounded to the nearest whole code. For $V_{\text {REF }}=4.096 \mathrm{~V}$ and $\mathrm{N}=16, \mathrm{k}_{\mathrm{L}}=$ 256 and linearity is defined from code 256 to code 65,535.
Note 3: Digital inputs at OV or $\mathrm{V}_{\mathrm{CC}}$.
Note 4: $D C$ crosstalk is measured with $V_{C C}=5 \mathrm{~V}$ and $\mathrm{V}_{\text {REF }}=4.096 \mathrm{~V}$, with the measured DAC at midscale, unless otherwise noted.

Note 5: $R_{L}=2 k \Omega$ to GND or $V_{C C}$.
Note 6: Guaranteed by design and not production tested.
Note 7: Inferred from measurement at code 256 (LTC2600), code 64 (LTC2610) or code 16 (LTC2620), and at fullscale.
Note 8: $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=4.096 \mathrm{~V}$. DAC is stepped $1 / 4$ scale to $3 / 4$ scale and $3 / 4$ scale to $1 / 4$ scale. Load is 2 k in parallel with 200 pF to GND.
Note 9: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=4.096 \mathrm{~V}$. DAC is stepped $\pm 1 \mathrm{LSB}$ between half scale and half scale -1 . Load is $2 k$ in parallel with 200 pF to $G N D$.

## TYPICAL PGRFORMANCE CHARACTGRISTICS

## LTC2600

Integral Nonlinearity (INL)


2600 G20
DNL vs Temperature


Differential Nonlinearity (DNL)


2600 G21
INL vs $V_{\text {REF }}$


INL vs Temperature


2600 G22
DNL vs $V_{\text {REF }}$



$$
V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=4.096 \mathrm{~V}
$$

1/4-SCALE TO 3/4-SCALE STEP
$R_{L}=2 k, C_{L}=200 \mathrm{pF}$
AVERAGE OF 2048 EVENTS

## Settling of Full-Scale Step



SETTLING TO $\pm 1$ LSB
$V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=4.096 \mathrm{~V}$
CODE 512 TO 65535 STEP
$R_{L}=2 k, C_{L}=200 \mathrm{pF}$
AVERAGE OF 2048 EVENTS

## TYPICAL PGRFORMANCE CHARACTGRISTICS

## LTC2610

Integral Nonlinearity (INL)


## LTC2620



## LTC2600/LTC2610/LTC2620

Current Limiting


Differential Nonlinearity (DNL)


2600 G29

Differential Nonlinearity (DNL)


2600 G32

Load Regulation


Settling to $\pm 1$ LSB

$V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=4.096 \mathrm{~V}$
1/4-SCALE TO 3/4-SCALE STEP
$R_{L}=2 k, C_{L}=200 \mathrm{pF}$ AVERAGE OF 2048 EVENTS

Settling to $\pm 1$ LSB

$V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=4.096 \mathrm{~V}$
1/4-SCALE TO 3/4-SCALE STEP
$R_{L}=2 k, C_{L}=200 \mathrm{pF}$
AVERAGE OF 2048 EVENTS

Offset Error vs Temperature


## TYPICAL PGRFORMANCE CHARACTGRISTICS

LTC2600/LTC2610/LTC2620


2600 G04
Gain Error vs VCC


2600 G07


Gain Error vs Temperature


2600 G05


Power-On Reset Glitch



2600 G06

## Large-Signal Response



Headroom at Rails vs Output Current


## TYPICAL PERFORMANCE CHARACTGRISTICS

## LTC2600/LTC2610/LTC2620



## PIn fUnCTIOnS

GND (Pin 1): Analog Ground.
$\mathrm{V}_{\text {OUT A }}$ to $\mathrm{V}_{\text {OUT }}$ (Pins 2-5 and 12-15): DAC Analog Voltage Outputs. The output range is $0-V_{\text {REF }}$.

REF (Pin 6): Reference Voltage Input. $0 \mathrm{~V} \leq \mathrm{V}_{\text {REF }} \leq \mathrm{V}_{\mathrm{CC}}$.
$\overline{\text { CS/LD }}$ (Pin 7): Serial Interface Chip Select/Load Input. When CS/LD is low, SCK is enabled for shifting data on SDI into the register. When $\overline{C S} / L D$ is taken high, SCK is disabled and the specified command (see Table 1) is executed.

SCK (Pin 8): Serial Interface Clock Input. CMOS and TTL compatible.

SDI (Pin 9): Serial Interface Data Input. Data is applied to SDI for transfer to the device at the rising edge of SCK. The

LTC2600, LTC2610 and LTC2620 accept input word lengths of either 24 or 32 bits.

SDO (Pin 10): Serial Interface Data Output. The serial output of the shift register appears at the SDO pin. The data transferred to the device via the SDI pin is delayed 32 SCK rising edges before being output at the next falling edge. This pin is used for daisy-chain operation.
CLR (Pin 11): Asynchronous Clear Input. A logic low at this level-triggered input clears all registers and causes the DAC voltage outputs to drop to OV . CMOS and TTL compatible.
$\mathbf{V}_{\text {CC }}$ (Pin 16): Supply Voltage Input. $2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$.

## LTC2600/LTC2610/LTC2620

BLOCK DIAGRAM


## TIMING DIAGRAM



Figure 1

## OPERATION

## Power-On Reset

The LTC2600/LTC2610/LTC2620 clear the outputs to zero scale when power is first applied, making system initialization consistent and repeatable.

For some applications, downstream circuits are active during DAC power-up, and may be sensitive to nonzero outputs from the DAC during this time. The LTC2600/ 2610/2620 contain circuitry to reduce the power-on glitch: the analog outputs typically rise less than 10 mV above zero scale during power on if the power supply is ramped to 5 V in 1 ms or more. In general, the glitch amplitude decreases as the power supply ramp time is increased. See Power-On Reset Glitch in the Typical Performance Characteristics section.

## Power Supply Sequencing

The voltage at REF (Pin 6) should be kept within the range $-0.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{REF}} \leq \mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ (see Absolute Maximum Ratings). Particular care should be taken to observe these limits during power supply turn-on and turn-offsequences, when the voltage at $V_{C C}(\operatorname{Pin} 16)$ is in transition.

## Transfer Function

The digital-to-analog transfer function is

$$
V_{\text {OUT }}(\text { IDEAL })=\left(\frac{k}{2^{N}}\right) V_{\mathrm{REF}}
$$

where $k$ is the decimal equivalent of the binary DAC input code, N is the resolution and $\mathrm{V}_{\text {REF }}$ is the voltage at REF (Pin 6).

Table 1.

| COMMAND* |  |  |  |  |
| :--- | :---: | :---: | :---: | :--- |
| C3 | C2 | C1 | C0 |  |
| 0 | 0 | 0 | 0 | Write to Input Register n |
| 0 | 0 | 0 | 1 | Update (Power Up) DAC Register n |
| 0 | 0 | 1 | 0 | Write to Input Register n, Update (Power Up) All n |
| 0 | 0 | 1 | 1 | Write to and Update (Power Up) n |
| 0 | 1 | 0 | 0 | Power Down n |
| 1 | 1 | 1 | 1 | No Operation |
| Command and address codes not shown are reserved and should not be used. |  |  |  |  |

## Serial Interface

The $\overline{C S} / L D$ input is level triggered. When this input is taken low, it acts as a chip-select signal, powering-on the SDI and SCK buffers and enabling the input shift register. Data (SDI input) is transferred at the next 24 rising SCK edges. The 4-bit command, C3-CO, is loaded first; then the 4-bit DAC address, A3-A0; and finally the 16-bit data word. The data word comprises the 16-, 14- or 12-bit input code, ordered MSB-to-LSB, followed by 0,2 or 4 don't-care bits (LTC2600, LTC2610 and LTC2620 respectively). Data can only be transferred to the device when the $\overline{\mathrm{CS}} / \mathrm{LD}$ signal is low. The rising edge of $\overline{C S} / L D$ ends the data transfer and causes the device to carry out the action specified in the 24 -bit input word. The complete sequence is shown in Figure 2a.
The command (C3-CO) and address (A3-A0) assignments are shown in Table 1. The first four commands in the table consist of write and update operations. A write operation loads a 16-bit data word from the 32-bit shift register into the input register of the selected DAC, n. An update operation copies the data word from the input register to the DAC register. Once copied into the DAC register, the data word becomes the active 16-, 14- or 12-bit input code, and is converted to an analog voltage at the DAC output. The update operation also powers up the selected DAC if it had been in power-down mode. The data path and registers are shown in the block diagram.
While the minimum input word is 24 bits, it may optionally be extended to 32 bits. To use the 32 -bit word width, 8 don't-care bits are transferred to the device first, followed by the 24-bit word as just described. Figure $2 b$

| ADDRESS (n)* |  |  |  |  |
| :--- | :---: | :---: | :--- | :--- |
| A3 | A2 | A1 | A0 |  |
| 0 | 0 | 0 | 0 | DAC A |
| 0 | 0 | 0 | 1 | DAC B |
| 0 | 0 | 1 | 0 | DAC C |
| 0 | 0 | 1 | 1 | DAC D |
| 0 | 1 | 0 | 0 | DAC E |
| 0 | 1 | 0 | 1 | DAC F |
| 0 | 1 | 1 | 0 | DAC G |
| 0 | 1 | 1 | 1 | DAC H |
| 1 | 1 | 1 | 1 | All DACs |

## LTC2600/LTC2610/LTC2620

## operation

INPUT WORD (LTC2600)

| COMMAND | ADDRESS | DATA (16 BITS) |  |
| :---: | :---: | :---: | :---: |
| C3) ${ }^{\text {C2 }} \sqrt{C 1}$ | 2 21 |  |  |
| MSB LSB |  |  |  |

## INPUT WORD (LTC2610)



INPUT WORD (LTC2620)

shows the 32-bit sequence. The 32-bit word is required for daisy-chain operation, and is also available to accommodate microprocessors which have a minimum word width of 16 bits (2 bytes).

## Daisy-Chain Operation

The serial output of the shift register appears at the SDO pin. Data transferred to the device from the SDI input is delayed 32 SCK rising edges before being output at the next SCK falling edge.

The SDO output can be used to facilitate control of multiple serial devices from a single 3-wire serial port (i.e., SCK, SDI and $\overline{C S} / L D)$. Such a "daisy chain" series is configured by connecting SDO of each upstream device to SDI of the next device in the chain. The shift registers of the devices are thus connected in series, effectively forming a single input shift register which extends through the entire chain. Because of this, the devices can be addressed and controlled individually by simply concatenating their input words; the first instruction addresses the last device in the chain and so forth. The SCK and $\overline{C S} / L D$ signals are common to all devices in the series.
In use, $\overline{\mathrm{CS}} / \mathrm{LD}$ is first taken low. Then the concatenated input data is transferred to the chain, using SDI of the first device as the data input. When the data transfer is complete, $\overline{\mathrm{CS}} / \mathrm{LD}$ is taken high, completing the instruction
sequence for all devices simultaneously. A single device can be controlled by using the no-operation command (1111) for the other devices in the chain.

## Power-Down Mode

For power-constrained applications, power-down mode can be used to reduce the supply current whenever less than eight outputs are needed. When in power-down, the buffer amplifiers and reference inputs are disabled, and draw essentially zero current. The DAC outputs are put into a high-impedance state, and the output pins are passively pulled to ground through individual 90k resistors. When all eight DACs are powered down, the master bias generation circuit is also disabled. Input- and DAC-register contents are not disturbed during power-down.

Any channel or combination of channels can be put into power-down mode by using command $0100_{b}$ in combination with the appropriate DAC address, (n). The 16-bit data word is ignored. The supply and reference currents are reduced by approximately $1 / 8$ for each DAC powered down; the effective resistance at REF (pin 6) rises accordingly, becoming a high-impedance input (typically > 1G $\Omega$ ) when all eight DACs are powered down.

Normal operation can be resumed by executing any command which includes a DAC update, as shown in Table 1.

## OPERATION

The selected DAC is powered up as its voltage output is updated.
There is an initial delay as the DAC powers up before it begins its usual settling behavior. If less than eight DACs are in a powered-down state prior to the update command, the power-up delay is $5 \mu \mathrm{~s}$. If, on the other hand, all eight DACs are powered down, then the master bias generation circuit is also disabled and must be restarted. In this case, the power-up delay is greater: $12 \mu \mathrm{~s}$ for $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, 30 \mu \mathrm{~s}$ for $V_{C C}=3 \mathrm{~V}$.

## Voltage Outputs

Each of the 8 rail-to-rail amplifiers contained in these parts has guaranteed load regulation when sourcing or sinking up to 15 mA at 5 V ( 7.5 mA at 3 V ).
Load regulation is a measure of the amplifier's ability to maintain the rated voltage accuracy over a wide range of load conditions. The measured change in output voltage per milliampere of forced load current change is expressed in LSB/mA.
DC output impedance is equivalent to load regulation, and may be derived from it by simply calculating a change in units from LSB/mA to Ohms. The amplifiers' DC output impedance is $0.025 \Omega$ when driving a load well away from the rails.

When drawing a load current from either rail, the output voltage headroom with respect to that rail is limited by the $25 \Omega$ typical channel resistance of the output devices; e.g., when sinking 1 mA , the minimum output voltage $=25 \Omega \cdot$ $1 \mathrm{~mA}=25 \mathrm{mV}$. See the graph Headroom at Rails vs Output Current in the Typical Performance Characteristics section.
The amplifiers are stable driving capacitive loads of up to 1000 pF .

## Board Layout

The excellent load regulation and DC crosstalk performance of these devices is achieved in part by keeping "signal" and "power" grounds separated internally and by reducing shared internal resistance to just $0.005 \Omega$.

The GND pin functions both as the node to which the
reference and output voltages are referred and as a return path for power currents in the device. Because of this, careful thought should be given to the grounding scheme and board layout in order to ensure rated performance.

The PC board should have separate areas for the analog and digital sections of the circuit. This keeps digital signals away from sensitive analog signals and facilitates the use of separate digital and analog ground planes which have minimal capacitive and resistive interaction with each other.
Digital and analog ground planes should be joined at only one point, establishing a system star ground as close to the device's ground pin as possible. Ideally, the analog ground plane should be located on the component side of the board, and should be allowed to run under the part to shield it from noise. Analog ground should be a continuous and uninterrupted plane, except for necessary lead pads and vias, with signal traces on another layer.
The GND pin of the part should be connected to analog ground. Resistance from the GND pin to system star ground should be as low as possible. Resistance here will add directly to the effective DC output impedance of the device (typically $0.025 \Omega$ ), and will degrade DC crosstalk. Note that the LTC2600/LTC2610/LTC2620 are no more susceptible to these effects than other parts of their type; on the contrary, they allow layout-based performance improvements to shine rather than limiting attainable performance with excessive internal resistance.

## Rail-to-Rail Output Considerations

In any rail-to-rail voltage output device, the output is limited to voltages within the supply range.
Since the analog outputs of the device cannot go below ground, they may limit for the lowest codes as shown in Figure 3b. Similarly, limiting can occur near full scale when the REF pin is tied to $\mathrm{V}_{\mathrm{CC}}$. If $\mathrm{V}_{\text {REF }}=\mathrm{V}_{\mathrm{CC}}$ and the DAC full-scale error (FSE) is positive, the output for the highest codes limits at $\mathrm{V}_{\mathrm{CC}}$ as shown in Figure 3c. No full-scale limiting can occur if $V_{\text {REF }}$ is less than $V_{C C}-F S E$.

Offset and linearity are defined and tested over the region of the DAC transfer function where no output limiting can occur.


Figure 2b. LTC2600 32-Bit Load Sequence (Required for Daisy-Chain Operation).
LTC2610 SDI/SDO Data Word: 14-Bit Input Code + 2 Don't-Care Bits;
LTC2620 SDI/SD0 Data Word: 12-Bit Input Code + 4 Don't-Care Bits

## OPERATION



Figure 3. Effects of Rail-to-Rail Operation On a DAC Transfer Curve. (a) Overall Transfer Function (b) Effect of Negative Offset for Codes Near Zero Scale (c) Effect of Positive Full-Scale Error for Codes Near Full Scale

## PACKAGG DESCRIPTION

## GN Package

16-Lead Plastic SSOP (Narrow . 150 Inch)
(Reference LTC DWG \# 05-08-1641)


NOTE:

1. CONTROLLING DIMENSION: INCHES
2. DIMENSIONS ARE IN $\frac{\text { INCHES }}{\text { (MILLIMETERS }}$
3. DRAWING NOT TO SCALE
*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH
SHALL NOT EXCEED $0.006^{\prime \prime}(0.152 \mathrm{~mm})$ PER SIDE
**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD
FLASH SHALL NOT EXCEED $0.010^{\prime \prime}(0.254 \mathrm{~mm})$ PER SIDE


## LTC2600/LTC2610/LTC2620

## TYPICAL APPLICATION

Schematic for LTC2600 Demonstration Circuit DC579. The Outputs Are Measured by an Onboard LTC2428


## RELATGD PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LTC1458/LTC1458L | Quad 12-Bit Rail-to-Rail Output DACs with Added Functionality | LTC1458: $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ to 4.096 V <br> LTC1458L: $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ to 2.5 V |
| LTC1654 | Dual 14-Bit Rail-to-Rail Vout DAC | Programmable Speed/Power, 3.5 $5 \mathrm{~s} / 750 \mu \mathrm{~A}, 8 \mu \mathrm{~s} / 450 \mu \mathrm{~A}$ |
| LTC1655/LTC1655L | Single 16-Bit $\mathrm{V}_{\text {OUT }}$ DAC with Serial Interface in $\mathrm{SO}-8$ | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$ (3V), Low Power, Deglitched |
| LTC1657/LTC1657L | Parrallel 5V/3V 16-Bit V ${ }_{\text {OUT }}$ DAC | Low Power, Deglitched, Rail-to-Rail $\mathrm{V}_{\text {OUT }}$ |
| LTC1660/LTC1665 | Octal 10/8-Bit V Out $^{\text {DAC in }}$ 16-Pin Narrow SSOP | $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ to 5.5V, Micropower, Rail-to-Rail Output |
| LTC1821 | Parallel 16-Bit Voltage Output DAC | Precision 16-Bit Settling in $2 \mu$ s for 10V Step |

