IR2151

SELF-OSCILLATING HALF-BRIDGE DRIVER

Features

- Floating channel designed for bootstrap operation Fully operational to +600V

 Tolerant to negative transient voltage dV/dt immune
- Undervoltage lockout
- Programmable oscillator frequency

$$f = \frac{1}{1.4 \times (R_T + 75\Omega) \times C_T}$$

- Matched propagation delay for both channels
- Low side output in phase with R_T


Description

The IR2151 is a high voltage, high speed, self-oscillating power MOSFET and IGBT driver with both high and low side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The front end features a programmable oscillator which is similar to the 555 timer. The output drivers feature a high pulse current buffer stage and an internal deadtime designed for minimum driver cross-conduction. Propagation delays for the two channels are matched to simplify use in 50% duty cycle applications. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration that operates off a high voltage rail up to 600 volts.


Product Summary

Voffset	600V max.
Duty Cycle	50%
l _O +/-	100 mA / 210 mA
V _{OUT}	10 - 20V
Deadtime (typ.)	1.2 µs

Packages



Typical Connection



Absolute Maximum Ratings

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions.

	Parameter		Va	lue	
Symbol	Definition		Min.	Max.	Units
V _B	High Side Floating Supply Voltage		-0.3	625	
Vs	High Side Floating Supply Offset Voltage		V _B - 25	V _B + 0.3	
V _{HO}	High Side Floating Output Voltage		V _S - 0.3	V _B + 0.3	V
V_{LO}	Low Side Output Voltage		-0.3	V _{CC} + 0.3	V
V _{RT}	R _T Voltage		-0.3	V _{CC} + 0.3	
V _{CT}	C _T Voltage		-0.3	V _{CC} + 0.3	
Icc	Supply Current (Note 1)		_	25	mA
I _{RT}	R _T Output Current		-5	5	ША
dV _S /dt	Allowable Offset Supply Voltage Transient		_	50	V/ns
PD	Package Power Dissipation @ T _A ≤ +25°C	(8 Lead DIP)	_	1.0	W
		(8 Lead SOIC)	_	0.625	VV
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(8 Lead DIP)	_	125	°C/W
		(8 Lead SOIC)	_	200	C/VV
TJ	Junction Temperature		_	150	
T _S	Storage Temperature		-55	150	°C
TL	Lead Temperature (Soldering, 10 seconds)		_	300	

Recommended Operating Conditions

The Input/Output logic timing diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. The V_S offset rating is tested with all supplies biased at 15V differential.

	Parameter	Va			
Symbol	Definition	Min.	Max.	Units	
V _B	High Side Floating Supply Absolute Voltage	V _S + 10	V _S + 20		
٧s	High Side Floating Supply Offset Voltage	_	600 V		
V _{HO}	High Side Floating Output Voltage	Vs] V		
V _{LO}	Low Side Output Voltage	0	V _{CC}		
Icc	Supply Current (Note 1)	_	5	mA	
T _A	Ambient Temperature	-40	125	°C	

Note 1: Because of the IR2151's application specificity toward off-line supply systems, this IC contains a zener clamp structure between the chip V_{CC} and COM which has a nominal breakdown voltage of 15.6V. Therefore, the IC supply voltage is normally derived by forcing current into the supply lead (typically by means of a high value resistor connected between the chip V_{CC} and the rectified line voltage and a local decoupling capacitor from V_{CC} to COM) and allowing the internal zener clamp circuit to determine the nominal supply voltage. Therefore, this circuit should not be driven by a DC, low impedance power source of greater than V_{CLAMP}.

Dynamic Electrical Characteristics

 V_{BIAS} (V_{CC} , V_{BS}) = 12V, C_L = 1000 pF and T_A = 25°C unless otherwise specified.


	Parameter		Value			
Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
t _r	Turn-On Rise Time	_	80	120	20	
t _f	Turn-Off Fall Time	_	40	70	ns	
DT	Deadtime	0.50	1.20	2.25	μs	
D	R _T Duty Cycle	48	50	52	%	

Static Electrical Characteristics

 V_{BIAS} (V_{CC} , V_{BS}) = 12V, C_L = 1000 pF, C_T = 1 nF and T_A = 25°C unless otherwise specified. The V_{IN} , V_{TH} and I_{IN} parameters are referenced to COM. The V_O and I_O parameters are referenced to COM and are applicable to the respective output leads: HO or LO.

Parameter			Value			
Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
fosc	Oscillator Frequency	19.4	20.0	20.6	kHz	$R_T = 35.7 \text{ k}\Omega$
		94	100	106	KHZ	R _T = 7.04 kΩ
VCLAMP	V _{CC} Zener Shunt Clamp Voltage	14.4	15.6	16.8		I _{CC} = 5 mA
V _{CT+}	2/3 V _{CC} Threshold	7.8	8.0	8.2	V	
V _{CT} -	1/3 V _{CC} Threshold	3.8	4.0	4.2		
V _{CTUV}	C _T Undervoltage Lockout	_	20	50		2.5V <v<sub>CC<v<sub>CCUV+</v<sub></v<sub>
V _{RT+}	R_{T} High Level Output Voltage, V_{CC} - R_{T}	_	0	100		I _{RT} = -100 μA
		_	200	300		I _{RT} = -1 mA
V _{RT-}	R _T Low Level Output Voltage	_	20	50	mV	I _{RT} = 100 μA
		_	200	300	1117	I _{RT} = 1 mA
V _{RTUV}	R _T Undervoltage Lockout, V _{CC} - R _T	_	0	100		2.5V <v<sub>CC<v<sub>CCUV+</v<sub></v<sub>
VoH	High Level Output Voltage, V _{BIAS} - V _O	_	_	100		I _O = 0A
V _{OL}	Low Level Output Voltage, VO	_	_	100		I _O = 0A
I _{LK}	Offset Supply Leakage Current	_	_	50		$V_{B} = V_{S} = 600V$
I _{QBS}	Quiescent V _{BS} Supply Current	_	10	50		
IQCC	Quiescent V _{CC} Supply Current	_	400	950	μA	
ICT	C _T Input Current	_	0.001	1.0		
V _{CCUV+}	V _{CC} Supply Undervoltage Positive Going Threshold	7.7	8.4	9.2		
V _{CCUV} -	V _{CC} Supply Undervoltage Negative Going Threshold	7.4	8.1	8.9	V	
VCCUVH	V _{CC} Supply Undervoltage Lockout Hysteresis	200	500	_	mV	
I _{O+}	Output High Short Circuit Pulsed Current	100	125	_	mA	V _O = 0V
I _O -	Output Low Short Circuit Pulsed Current	210	250	_	ША	V _O = 15V


Functional Block Diagram



Lead Definitions


Le	ad			
Symbol	Description			
R _T	Oscillator timing resistor input,in phase with LO for normal IC operation			
C _T	Oscillator timing capacitor input, the oscillator frequency according to the following equation:			
	$f = \frac{1}{1.4 \times (R_T + 75\Omega) \times C_T}$			
	where 75 Ω is the effective impedance of the R _T output stage			
V _B	High side floating supply			
НО	High side gate drive output			
VS	High side floating supply return			
Vcc	Low side and logic fixed supply			
LO	Low side gate drive output			
COM	Low side return			

Lead Assignments



Device Information

Process &	Design Rule		HVDCMOS 4.0 μm		
	Transistor Count		231		
Die Size	Die Size		68 X 101 X 26 (mil)		
Die Outline					
Thickness	of Gate Oxide		800Å		
Connection		Material	Poly Silicon		
	First	Width	5 μm		
	Layer	Spacing	6 μm		
	•	Thickness	5000Å		
		Material	Al - Si - Cu (Si: 1.0%, Cu ±0.5%)		
	Second	Width	6 μm		
	Layer	Spacing	9 μm		
		Thickness	20,000Å		
Contact Ho	ole Dimension		5 μm X 5 μm		
Insulation I	_ayer	Material	PSG (SiO ₂)		
		Thickness	1.7 μm		
Passivation	า	Material	PSG (SiO ₂)		
		Thickness	1.7 μm		
Method of	Saw		Full Cut		
Method of	Die Bond		Ablebond 84 - 1		
Wire Bond		Method	Thermo Sonic		
		Material	Au (1.0 mil / 1.3 mil)		
Leadframe	,	Material	Cu		
		Die Area	Ag		
	Le		Pb : Sn (37 : 63)		
Package	-		8 Lead PDIP / SO-8		
J	Materials		EME6300 / MP150 / MP190		
Remarks:					






Figure 1. Input/Output Timing Diagram

Figure 2. Switching Time Waveform Definitions




Figure 3. Deadtime Waveform Definitions