

IPS0551T

FULLY PROTECTED POWER MOSFET SWITCH

Features

- Over temperature shutdown
- Over current shutdown
- Active clamp
- Low current & logic level input
- E.S.D protection


Description

The IPS0551T is a fully protected three terminal SMART POWER MOSFET that features over-current, over-temperature, ESD protection, and drain to source active clamp. This device combines a HEXFET® POWER MOSFET and a gate driver. It offers full protection and high reliability required in harsh environments. The driver allows short switching times and provides efficient protection by turning OFF the power MOSFET when temperature exceeds 165°C or when the drain current reaches 100A. The device restarts once the input is cycled. The avalanche capability is significantly enhanced by the active clamp and covers most inductive load demagnetizations.


Product Summary

| | |
|--------------------------------|-------------|
| $R_{ds(on)}$ | 5.2mΩ (max) |
| V_{clamp} | 40V |
| I_{shutdown} | 100A |
| $T_{\text{on}}/T_{\text{off}}$ | 4μs |

Package



Typical Connection



IPS0551T

Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are referenced to SOURCE lead. (TAmbient = 25°C unless otherwise specified). PCB mounting uses the standard footprint with 70 µm copper thickness.

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
|-----------------------|---|--|------|-------|-----------------------|
| V _{ds} | Maximum drain to source voltage | — | 37 | V | |
| V _{in} | Maximum input voltage | -0.3 | 7 | | |
| I _{IN} | Maximum IN current | -10 | +10 | mA | |
| I _{SD} cont. | Diode max. continuous current ⁽¹⁾ (r _{th} =60°C/W) | — | 2.8 | A | |
| | (r _{th} =5°C/W) | — | 35 | | |
| | I _{SD} pulsed | Diode max. pulsed current ⁽¹⁾ | — | 100 | |
| P _d | Maximum power dissipation ⁽¹⁾ (r _{th} =60°C/W) | — | 2 | W | |
| ESD1 | Electrostatic discharge voltage (Human Body) | — | 4 | | C=100pF, R=1500Ω, |
| ESD2 | Electrostatic discharge voltage (Machine Model) | — | 0.5 | | C=200pF, R=0Ω, L=10µH |
| T _j max. | Max. storage & operating junction temp. | -40 | +150 | °C | |
| T _{lead} | Lead temperature (soldering, 10 seconds) | — | 300 | | |

Thermal Characteristics

| Symbol | Parameter | Min. | Typ. | Max. | Units | Test Conditions |
|-------------------|--|------|------|------|-------|-----------------|
| R _{th} 1 | Thermal resistance free air | — | 60 | — | °C/W | |
| R _{th} 2 | Thermal resistance to PCB min footprint | — | 60 | — | | |
| R _{th} 3 | Thermal resistance to PCB 1" sq. footprint | — | 35 | — | | |
| R _{th} 4 | Thermal resistance junction to case | — | 0.7 | — | | |

Recommended Operating Conditions

These values are given for a quick design. For operation outside these conditions, please consult the application notes.

| Symbol | Parameter | Min. | Max. | Units |
|--|--|------|------|-------|
| V _{ds} (max) | Continuous drain to source voltage | — | 18 | V |
| V _{IH} | High level input voltage | 4 | 6 | |
| V _{IL} | Low level input voltage | 0 | 0.5 | |
| I _{DS} T _{amb} =85°C | Continuous drain current (TAmbient = 85°C, IN = 5V, r _{th} = 80°C/W, T _j = 125°C) | — | 8 | A |
| | (TAmbient = 85°C, IN = 5V, r _{th} = 5°C/W, T _j = 125°C) | — | 35 | |
| R _{IN} | Recommended resistor in series with IN pin | 0.1 | 0.5 | kΩ |
| T _{r-in} (max) | Max recommended rise time for IN signal (see fig. 2) | — | 1 | µS |
| F _r -I _{sc} ⁽²⁾ | Max. frequency in short circuit condition (V _{cc} = 14V) | 0 | 1 | kHz |

(1) Limited by junction temperature (pulsed current limited also by internal wiring)

(2) Operations at higher switching frequencies is possible. See Appl. Notes.

Static Electrical Characteristics

($T_j = 25^\circ\text{C}$ unless otherwise specified. Standard footprint 70 μm of copper thickness)

| Symbol | Parameter | Min. | Typ. | Max. | Units | Test Conditions |
|---|---|------|------|------|------------------|--|
| $R_{ds(on)}$ @ $T_j=25^\circ\text{C}$ | ON state resistance $T_j = 25^\circ\text{C}$ | — | 4.5 | 5.2 | $\text{m}\Omega$ | $V_{in} = 5\text{V}$, $I_{ds} = 10\text{A}$ |
| $R_{ds(on)}$ @ $T_j=150^\circ\text{C}$ | ON state resistance $T_j = 150^\circ\text{C}$ | — | 7.5 | 8.8 | | |
| I_{dss} @ $T_j=25^\circ\text{C}$ | Drain to source leakage current | 0 | 0.01 | 25 | μA | $V_{cc} = 14\text{V}$, $T_j = 25^\circ\text{C}$ |
| $V_{\text{clamp } 1}$ | Drain to source clamp voltage 1 | 37 | 40 | — | V | $I_d = 20\text{mA}$ (see Fig.3 & 4) |
| $V_{\text{clamp } 2}$ | Drain to source clamp voltage 2 | — | 43 | 48 | | $I_d = I_{\text{shutdown}}$ (see Fig.3 & 4) |
| V_{sd} | Body diode forward voltage | — | 0.85 | 1 | | $I_d = 35\text{A}$, $V_{in} = 0\text{V}$ |
| $V_{in \text{ clamp}}$ | IN to source clamp voltage | 7 | 8.0 | 9.5 | | $I_{in} = 1\text{ mA}$ |
| V_{th} | IN threshold voltage | 1 | 1.5 | 2 | μA | $I_d = 50\text{mA}$, $V_{ds} = 14\text{V}$ |
| $I_{in, \text{on}}$ | Input supply current (normal operation) | 25 | 90 | 300 | | $V_{in} = 5\text{V}$ |
| $I_{in, \text{off}}$ | Input supply current (protection mode) | 50 | 130 | 400 | | $V_{in} = 5\text{V}$ over-current triggered |

Switching Electrical Characteristics

$V_{cc} = 14\text{V}$, Resistive Load = 0.4 Ω , $R_{in} = 50\Omega$, 100 μs pulse, $T_j = 25^\circ\text{C}$, (unless otherwise specified).

| Symbol | Parameter | Min. | Typ. | Max. | Units | Test Conditions |
|-----------|---------------------------------|------|------|------|---------------|----------------------|
| T_{on} | Turn-on delay time | 0.25 | 1 | 4 | μs | See figure 2 |
| T_r | Rise time | 0.25 | 1 | 4 | | |
| T_{rf} | Time to 130% final $R_{ds(on)}$ | — | 15 | — | | |
| T_{off} | Turn-off delay time | 1.5 | 4 | 8 | μs | See figure 2 |
| T_f | Fall time | 0.5 | 2 | 5 | | |
| Q_{in} | Total gate charge | — | 200 | — | nC | $V_{in} = 5\text{V}$ |

Protection Characteristics


| Symbol | Parameter | Min. | Typ. | Max. | Units | Test Conditions |
|-------------|--|------|------|------|------------------|---|
| T_{sd} | Over temperature threshold | — | 165 | — | $^\circ\text{C}$ | See fig. 1 |
| I_{sd} | Over current threshold | 60 | 90 | 120 | A | See fig. 1 |
| V_{reset} | IN protection reset threshold | 1.5 | 1.9 | 2.8 | V | |
| T_{reset} | Time to reset protection | 2 | 10 | 40 | μs | $V_{in} = 0\text{V}$, $T_j = 25^\circ\text{C}$ |
| EOI_OT | Short circuit energy (cf application note) | 100 | 400 | 1200 | μJ | $V_{cc} = 14\text{V}$ |

IPS0551T


International
IR Rectifier

Functional Block Diagram

All values are typical



Lead Assignments






Figure 1 - Timing diagram




Figure 2 - IN rise time & switching time definitions




Figure 3 - Active clamp waveforms




Figure 4 - Active clamp test circuit

IPS0551T

International
IR Rectifier

All curves are typical values with standard footprint. Operating in the shaded area is not recommended.




Figure 5 - $R_{ds(on)}$ (mΩ) Vs Input Voltage (V)




Figure 6 - Normalised $R_{ds(on)}$ (%) Vs T_j (°C)




Figure 7 - Turn-ON Delay Time, Rise Time & Time to 130% final $R_{ds(on)}$ (us) Vs Input Voltage (V)




Figure 8 - Turn-OFF Delay Time & Fall Time (us) Vs Input Voltage (V)




Figure 9 - Turn-ON Delay Time, Rise Time & Time to 130% final Rds(on) (us) Vs IN Resistor (Ω)




Figure 10 - Turn-OFF Delay Time & Fall Time (us) Vs IN Resistor (Ω)




Figure 11 - Current lim. & Ishutdown (A) Vs V_{in} (V)




Figure 12 - Over-current (A) Vs Temperature ($^\circ\text{C}$)

IPS0551T

International
IR Rectifier




Figure 13 - Max.Cont. Ids (A) Vs Amb. Temperature (°C)




Figure 14 - Ids (A) Vs Protection Resp. Time (s)




Figure 15 - Iclamp (A) Vs Inductive Load (mH)




Figure 16 - Transient Thermal Imped. (°C/W) Vs Time (s)




Figure 17 - Inputcurrent (μA) Vs Junction ($^{\circ}C$)




Figure 18 - Turn-on, Turn-off and Treset (μS) Vs T_j ($^{\circ}C$)





Figure 19 - V_{in} clamp1 & V_{in} clamp2 (%) Vs T_j ($^{\circ}C$)

Case outline Super TO220



Case outline Super SMD220 (advance information)

