## Quad Bilateral Switch <br> High-Voltage Silicon-Gate CMOS

The IW4066B is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. In addition, the on-state resistance is relatively constant over the full input-signal range.

The IW4066B consists of four independent bilateral switches. A single control signal is required per switch. Both the $p$ and the $n$ device in a given switch are biased on or off simultaneously by the control signal.(As show in Fig.1.)The well of the n-channel device on each switch is either tied to the input when the switch is on or to GND when the switch is off. This configuration eliminates the variation of the switch-transistor threshold voltage with input signal, and thus keeps the on-state resistance low over the full operating-signal range.

The advantages over single-channel switches include peak inputsignal voltage swings equal to the full supply voltage, and more constant on-state impedance over the input-signal range.

- Operating Voltage Range: 3.0 to 18 V
- Maximum input current of $1 \mu \mathrm{~A}$ at 18 V over full packagetemperature range; 100 nA at 18 V and $25^{\circ} \mathrm{C}$
- Noise margin (over full package temperature range):



## PIN ASSIGNMENT

| $\mathrm{X}_{\mathrm{A}}$ | 14 |
| ---: | :--- |
| $\mathrm{Y}_{\mathrm{A}}$ | 14 |
| $\mathrm{Y}_{\mathrm{B}}$ | 13 |
| $\mathrm{X}_{\mathrm{B}}$ | 12 |
| $\mathrm{~V}_{\mathrm{CC}}$ |  |
| AON/OFF |  |
| CONTROL |  |

## FUNCTION TABLE

| On/Off <br> Control Input | State of <br> Analog Switch |
| :---: | :---: |
| L | Off |
| H | On |

## MAXIMUM RATINGS*

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage (Referenced to GND) | -0.5 to +20 | V |
| $\mathrm{~V}_{\mathrm{IN}}$ | DC Input Voltage (Referenced to GND) | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{~V}_{\text {Out }}$ | DC Output Voltage (Referenced to GND) | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{IN}}$ | DC Input Current, per Pin | $\pm 10$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation in Still Air, Plastic DIP+ |  |  |
| SOIC Package + | 750 | mW |  |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation per Output Transistor | 500 |  |
| Tstg | Storage Temperature | 100 | mW |
| $\mathrm{~T}_{\mathrm{L}}$ | Lead Temperature, 1 mm from Case for 10 Seconds <br> (Plastic DIP or SOIC Package) | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

*Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.

+ Derating - Plastic DIP: - $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $65^{\circ}$ to $125^{\circ} \mathrm{C}$

$$
\text { SOIC Package: : }-7 \mathrm{~mW} /{ }^{\circ} \mathrm{C} \text { from } 65^{\circ} \text { to } 125^{\circ} \mathrm{C}
$$

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage (Referenced to GND) | 3.0 | 18 | V |
| $\mathrm{~V}_{\mathrm{IN}}, \mathrm{V}_{\text {OUT }}$ | DC Input Voltage, Output Voltage (Referenced to GND) | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature, All Package Types | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUT }}$ should be constrained to the range $\mathrm{GND} \leq\left(\mathrm{V}_{\text {IN }}\right.$ or $\left.\mathrm{V}_{\mathrm{OUT}}\right) \leq \mathrm{V}_{\mathrm{CC}}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or $\mathrm{V}_{\mathrm{CC}}$ ). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND)

| Symbol | Parameter | Test Conditions | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}} \\ \mathrm{~V} \end{gathered}$ | Guaranteed Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\geq-55^{\circ} \mathrm{C}$ | $\begin{aligned} & 25 \\ & { }^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \leq 125 \\ { }^{\circ} \mathrm{C} \end{gathered}$ |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum High-Level Voltage ON/Off Control Inputs | $\mathrm{R}_{\mathrm{ON}}=$ Per Spec | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 3.5(\mathrm{Min}) \\ 7(\mathrm{Min}) \\ 11(\mathrm{Min}) \\ \hline \end{gathered}$ |  |  | V <br> V |
| $\mathrm{V}_{\text {IL }}$ | Minimum Low-Level <br> Voltage ON/Off Control Inputs | $\mathrm{R}_{\text {ON }}=$ Per Spec | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \\ & 2 \end{aligned}$ |  |
| $\mathrm{I}_{\text {IN }}$ | Maximum Input Leakage Current, ON/OFF Control Inputs | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND | 18 | $\pm 0.1$ | $\pm 0.1$ | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Maximum Quiescent <br> Supply Current (per Package) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND | $\begin{gathered} 5.0 \\ 10 \\ 15 \\ 20 \end{gathered}$ | $\begin{gathered} 0.25 \\ 0.5 \\ 1 \\ 5 \end{gathered}$ | $\begin{gathered} 0.25 \\ 0.5 \\ 1 \\ 5 \end{gathered}$ | $\begin{gathered} 7.5 \\ 15 \\ 30 \\ 150 \end{gathered}$ | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{ON}}$ | $\begin{aligned} & \text { Maximum "ON" } \\ & \text { Resistance } \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \text { returned } \\ & \text { to } \frac{\mathrm{V}_{\mathrm{CC}}-\mathrm{GND}}{2} \\ & \mathrm{~V}_{\mathrm{IS}}=\mathrm{GND} \text { to } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ | $\begin{gathered} \hline 5.0 \\ 10 \\ 15 \end{gathered}$ | $\begin{aligned} & 800 \\ & 310 \\ & 200 \end{aligned}$ | $\begin{gathered} 1050 \\ 400 \\ 240 \end{gathered}$ | $\begin{gathered} 1300 \\ 550 \\ 320 \end{gathered}$ | $\Omega$ |
| $\Delta \mathrm{R}_{\mathrm{ON}}$ | Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ |  | $\begin{gathered} 15 \\ 10 \\ 5 \end{gathered}$ |  | $\Omega$ |
| $\mathrm{I}_{\text {OFF }}$ | Maximum OffChannel Leakage Current, Any One Channel | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IS}}=18 \mathrm{~V} ; \mathrm{V}_{\mathrm{OS}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{OS}}=18 \mathrm{~V} \end{aligned}$ | 18 | $\pm 0.1$ | $\pm 0.1$ | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {ON }}$ | Maximum OnChannel Leakage Current, Any One Channel | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{C}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IS}}=18 \mathrm{~V} ; \mathrm{V}_{\mathrm{OS}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{OS}}=18 \mathrm{~V} \end{aligned}$ | 18 | $\pm 0.1$ | $\pm 0.1$ | $\pm 1.0$ | $\mu \mathrm{A}$ |

AC ELECTRICAL CHARACTERISTICS $\left(C_{L}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=200 \mathrm{k} \Omega\right.$, Input $\left.\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}\right)$

| Symbol | Parameter | $\begin{gathered} \mathrm{V}_{\mathrm{CC}} \\ \mathrm{~V} \end{gathered}$ | Guaranteed Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\geq-55^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ | $\leq 125^{\circ} \mathrm{C}$ |  |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Maximum Propagation Delay, Analog Input to Analog Output (Figure 2) | $\begin{gathered} 5.0 \\ 10 \\ 15 \end{gathered}$ | $\begin{aligned} & 40 \\ & 20 \\ & 15 \end{aligned}$ | $\begin{aligned} & 40 \\ & 20 \\ & 15 \end{aligned}$ | $\begin{aligned} & 80 \\ & 40 \\ & 30 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLZ}}, \mathrm{t}_{\mathrm{PHZ}}, \\ & \mathrm{t}_{\mathrm{PZL}}, \mathrm{t}_{\mathrm{PZZ}} \end{aligned}$ | Maximum Propagation Delay, ON/OFF Control to Analog Output (Figure 3) | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & 70 \\ & 40 \\ & 30 \end{aligned}$ | $\begin{aligned} & 70 \\ & 40 \\ & 30 \end{aligned}$ | $\begin{gathered} 140 \\ 80 \\ 60 \end{gathered}$ | ns |
| C | Maximum Capacitance <br> ON/OFF Control Input <br> Control Input = GND <br> Analog I/O <br> Feedthrough | - |  | $\begin{aligned} & 15 \\ & 7.5 \\ & 0.6 \end{aligned}$ |  | pF |

## ADDITIONAL APPLICATION CHARACTERISTICS(Voltages Referenced to GND Unless

Noted)

| Symbol | Parameter | Test Conditions | $\begin{array}{\|l} \mathrm{v}_{\mathrm{CC}} \\ \mathrm{~V} \end{array}$ | $\begin{gathered} \text { Limit }^{*} \\ 25^{\circ} \mathrm{C} \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| THD | Total Harmonic Distortion | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{GND}=-5 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{f}_{\mathrm{IS}}=1 \mathrm{kHz} \text { sine wave } \end{aligned}$ | 5 | 0.4 | \% |
| BW | Maximum OnChannel Bandwidth or Minimum Frequency Response | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{GND}=-5 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \end{aligned}$ | 5 | 40 | MHz |
| BW | Maximum OnChannel Bandwidth or Minimum Frequency Response | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=\mathrm{GND}, \mathrm{~V}_{\mathrm{IS}}=5 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \end{aligned}$ | 10 | 1 | MHz |
| BW | Maximum OnChannel Bandwidth or Minimum Frequency Response | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}(\mathrm{~A})=\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{C}}(\mathrm{~B})=\mathrm{GND}=-5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IS}}(\mathrm{~A})=5 \mathrm{~V}_{\mathrm{P}-\mathrm{P}, 50}, 5 \text { source } \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \end{aligned}$ | 5 | 8 | MHz |
| - | Cross talk (Control Input to Signal Output) | $\begin{array}{\|l} \hline \mathrm{v}_{\mathrm{C}}=10 \mathrm{~V} \\ \mathrm{t}_{\mathrm{r}} \mathrm{t}_{\mathrm{t}}=20 \mathrm{~ns} \\ \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ \hline \end{array}$ | 10 | 50 | mV |
| - | Maximum Control Input Repetition Rate | $\begin{aligned} & \mathrm{V}_{\mathrm{IS}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{C}}=10 \mathrm{~V}(\text { square wave centered on } 5 \mathrm{~V}) \\ & \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}, \\ & \mathrm{~V}_{\mathrm{OS}}=1 / 2 \mathrm{~V}_{\mathrm{OS}} @ 1 \mathrm{kHz} \\ & \hline \end{aligned}$ | $\begin{gathered} \hline 5 \\ 10 \\ 15 \end{gathered}$ | $\begin{gathered} \hline 6 \\ 9 \\ 9.5 \end{gathered}$ | MHz |

[^0]|  |  | Switch Input |  |  | Switch Output, <br> $\mathrm{V}_{\mathrm{CC}}(\mathrm{V})$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-55{ }^{\circ} \mathrm{C}$ | $+25{ }^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{\text {OS }}(\mathrm{V})$ |  |
|  |  | 0 | 0.64 | 0.51 | 0.36 | - |
| 5 | 5 | -0.64 | -0.51 | -0.36 | 4.6 | 0.4 |
| 5 | 0 | 1.6 | 1.3 | 0.9 | - | - |
| 10 | 10 | -1.6 | -1.3 | -0.9 | 9.5 | 0.5 |
| 10 | 0 | 4.2 | 3.4 | 2.4 | - | - |
| 15 | 15 | -4.2 | -3.4 | -2.4 | 13.5 | 1.5 |
| 15 |  |  |  | - |  |  |



Figure 1. Schematic diagram of 1 of 4 identical switches and its associated control circuitry.


Figure 2. Switching Waveforms
Figure 3. Switching Waveforms

## EXPANDED LOGIC DIAGRAM <br> (1/4 of the Device)



| Control | Switch |
| :---: | :---: |
| GND $=\mathrm{L}$ | OFF |
| $\mathrm{V}_{\mathrm{CC}}=\mathrm{H}$ | ON |


[^0]:    *Guaranteed limits not tested. Determined by design and verified by qualification.

