


IN74ALS244


Octal 3-State Noninverting Buffer/Line Driver/Line Receiver

The IN74ALS244 is Octal Buffers and Line Drivers designed to be used as memory address drivers, clock drivers and bus-oriented transmitters/receivers which provide improved PC board density.

- Switching response specified into 500Ω/50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Low level drive current:
54ALS = 12 mA, 74ALS = 24 mA



LOGIC DIAGRAM



PIN 20 = V_{CC}
 PIN 10 = GND

PIN ASSIGNMENT

| | | | |
|----------|-----|----|----------|
| ENABLE A | 1 ● | 20 | V_{CC} |
| A1 | 2 | 19 | ENABLE B |
| YB4 | 3 | 18 | YA1 |
| A2 | 4 | 17 | B4 |
| YB3 | 5 | 16 | YA2 |
| A3 | 6 | 15 | B3 |
| YB2 | 7 | 14 | YA3 |
| A4 | 8 | 13 | B2 |
| YB1 | 9 | 12 | YA4 |
| GND | 10 | 11 | B1 |

FUNCTION TABLE

| Inputs | | Outputs YA, YB |
|-----------------------|------|-------------------|
| Enable A, Enable B | A, B | |
| L | L | L |
| L | H | H |
| H | X | Z |

X = don't care
 Z = high impedance

MAXIMUM RATINGS*

| Symbol | Parameter | Value | Unit |
|------------------|---------------------------|-------------|------|
| V _{CC} | Supply Voltage | 7.0 | V |
| V _{IN} | Input Voltage | 7.0 | V |
| V _{OUT} | Output Voltage | 5.5 | V |
| T _{stg} | Storage Temperature Range | -65 to +150 | °C |

*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
|-----------------|---------------------------|-----|-----|------|
| V _{CC} | Supply Voltage | 4.5 | 5.5 | V |
| V _{IH} | High Level Input Voltage | 2.0 | | V |
| V _{IL} | Low Level Input Voltage | | 0.8 | V |
| I _{OH} | High Level Output Current | | -15 | mA |
| I _{OL} | Low Level Output Current | | 24 | mA |
| T _A | Ambient Temperature Range | -10 | +70 | °C |

DC ELECTRICAL CHARACTERISTICS over full operating conditions

| Symbol | Parameter | Test Conditions | Guaranteed Limit | | Unit |
|------------------|------------------------------|--|------------------|------|------|
| | | | Min | Max | |
| V _{IK} | Input Clamp Voltage | V _{CC} = min, I _{IN} = -18 mA | | -1.5 | V |
| V _{OH} | High Level Output Voltage | V _{CC} = min, I _{OH} = -0.4 mA | 2.5 | | V |
| | | V _{CC} = min, I _{OH} = -3.0 mA | 2.4 | | |
| | | V _{CC} = min, I _{OH} = -15 mA | 2.0 | | |
| V _{OL} | Low Level Output Voltage | V _{CC} = min, I _{OL} = 12 mA | | 0.4 | V |
| | | V _{CC} = min, I _{OL} = 24 mA | | 0.5 | |
| I _{OZH} | Output Off Current HIGH | V _{CC} = max, V _{OUT} = 2.7 V | | 20 | µA |
| I _{OZL} | Output Off Current LOW | V _{CC} = max, V _{OUT} = 0.4 V | | -20 | µA |
| I _{IH} | High Level Input Current | V _{CC} = max, V _{IN} = 2.7 V | | 20 | µA |
| | | V _{CC} = max, V _{IN} = 7.0 V | | 0.1 | mA |
| I _{IL} | Low Level Input Current | V _{CC} = max, V _{IN} = 0.4 V | | -0.1 | mA |
| I _O | Output Short Circuit Current | V _{CC} = max, V _O = 2.25 V | -30 | -112 | mA |
| I _{CC} | Supply Current | V _{CC} = max | Outputs High | 15 | mA |
| | | | Outputs Low | 24 | |
| | | | 3-State (High Z) | 27 | |

AC ELECTRICAL CHARACTERISTICS over full operating conditions ($V_{CC} = 5.0\text{ V} \pm 10\%$, $C_L = 50\text{ pF}$, $R_{L1} = R_{L2} = 500\ \Omega$, Input $t_r = t_f = 2.0\text{ ns}$)

| Symbol | Parameter | Min | Max | Unit |
|-----------|-----------------------------------|-----|-----|------|
| t_{PLH} | Propagation Delay, Data to Output | | 10 | ns |
| t_{PHL} | Propagation Delay, Data to Output | | 10 | ns |
| t_{PZH} | Output Enable Time | | 20 | ns |
| t_{PZL} | Output Enable Time | | 20 | ns |
| t_{PHZ} | Output Disable Time | | 40 | ns |
| t_{PLZ} | Output Disable Time | | 25 | ns |






Figure 1. Switching Waveforms




t_{PZL}, t_{PLZ} - S1 closed
 t_{PZH}, t_{PHZ} - S1 opened

Figure 2. Switching Waveforms



* Includes all probe and jig capacitance.

Figure 3. Test Circuit



* Includes all probe and jig capacitance.

Figure 4. Test Circuit

EXPANDED LOGIC DIAGRAM

