# IN74AC74


## **Dual D Flip-Flop with Set and Reset** High-Speed Silicon-Gate CMOS

The IN74AC74 is identical in pinout to the LS/ALS74, HC/HCT74. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALS outputs.


This device consists of two D flip-flops with individual Set, Reset, and Clock inputs. Information at a D-input is transferred to the corresponding Q output on the next positive going edge of the clock input. Both Q and Q outputs are available from each flip-flop. The Set and Reset inputs are asynchronous.

- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA; 0.1 μA @ 25°C
- High Noise Immunity Characteristic of CMOS Devices
- Outputs Source/Sink 24 mA

#### LOGIC DIAGRAM



 $\begin{array}{l} PIN \ 14 = V_{CC} \\ PIN \ 7 = GND \end{array}$ 



#### PIN ASSIGNMENT

RESET 1	[ 1●	14	v <sub>cc</sub>
DATA 1	<b>q</b> 2	13	RESET 2
CLOCK 1	<b>[</b> 3	12	DATA2
<b>SET</b> 1	<b>q</b> 4	11	CLOCK 2
<b>Q</b> 1	[ 5	10	SET 2
$\overline{Q1}$	6	9	Q2
GND	C 7	8	] <u>0</u> 2

#### **FUNCTION TABLE**

Inputs			Ou	tputs		
Set	Reset	Clock	Data	Q	$\overline{Q}$	
L	Н	Х	Х	Н	L	
Н	L	Х	Х	L	Н	
L	L	Х	Х	$H^{*}$	$H^*$	
Н	Н	$\langle $	Н	Н	L	
Н	Н	$\$	L	L	Н	
Н	Н	L	Х	No Change		
Н	Н	Н	Х	No Change		
Н	Н	/	Х	No Change		

\*Both outputs will remain high as long as Set and Reset are low, but the output states are unpredictable if Set and Reset go high simultaneously. X = don't care



#### MAXIMUM RATINGS<sup>\*</sup>

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V <sub>IN</sub>	DC Input Voltage (Referenced to GND)	-0.5 to $V_{CC}$ +0.5	V
V <sub>OUT</sub>	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC}$ +0.5	V
I <sub>IN</sub>	DC Input Current, per Pin	±20	mA
I <sub>OUT</sub>	DC Output Sink/Source Current, per Pin	±50	mA
I <sub>CC</sub>	DC Supply Current, $V_{CC}$ and GND Pins	±50	mA
P <sub>D</sub>	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
Tstg	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

SOIC Package: : - 7 mW/°C from  $65^{\circ}$  to  $125^{\circ}C$ 

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter		Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)		2.0	6.0	V
$V_{IN}, V_{OUT}$	DC Input Voltage, Output Voltage (Referenced to GND)		0	V <sub>CC</sub>	V
T <sub>J</sub>	Junction Temperature (PDIP)			140	°C
T <sub>A</sub>	Operating Temperature, All Package Types		-40	+85	°C
I <sub>OH</sub>	Output Current - High			-24	mA
I <sub>OL</sub>	Output Current - Low			24	mA
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time * $V_{CC} = 3.0$ (except Schmitt Inputs) $V_{CC} = 4.5$ $V_{CC} = 5.5$	V	0 0 0	150 40 25	ns/V

 $^{*}V_{IN}$  from 30% to 70%  $V_{CC}$ 

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{IN}$  and  $V_{OUT}$  should be constrained to the range  $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}).$  Unused outputs must be left open.

			$V_{CC}$	Guarant	eed Limits	
Symbol	Parameter	Test Conditions	v	25 °C	-40°C to 85°C	Unit
$V_{\rm IH}$	Minimum High-Level Input Voltage	$V_{OUT}$ =0.1 V or $V_{CC}$ -0.1 V	3.0 4.5 5.5	2.1 3.15 3.85	2.1 3.15 3.85	V
$V_{IL}$	Maximum Low - Level Input Voltage	$V_{OUT}$ =0.1 V or $V_{CC}$ -0.1 V	3.0 4.5 5.5	0.9 1.35 1.65	0.9 1.35 1.65	V
V <sub>OH</sub>	Minimum High-Level Output Voltage	$I_{OUT} \leq -50 \ \mu A$	3.0 4.5 5.5	2.9 4.4 5.4	2.9 4.4 5.4	V
		$V_{IN}=V_{IH} \text{ or } V_{IL}$ $I_{OH}=-12 \text{ mA}$ $I_{OH}=-24 \text{ mA}$ $I_{OH}=-24 \text{ mA}$	3.0 4.5 5.5	2.56 3.86 4.86	2.46 3.76 4.76	
V <sub>OL</sub>	Maximum Low-Level Output Voltage	$I_{OUT} \le 50 \ \mu A$	3.0 4.5 5.5	0.1 0.1 0.1	0.1 0.1 0.1	V
		$V_{IN}=V_{IH} \text{ or } V_{IL}$ $I_{OL}=12 \text{ mA}$ $I_{OL}=24 \text{ mA}$ $I_{OL}=24 \text{ mA}$	3.0 4.5 5.5	0.36 0.36 0.36	0.44 0.44 0.44	
$I_{\rm IN}$	Maximum Input Leakage Current	V <sub>IN</sub> =V <sub>CC</sub> or GND	5.5	±0.1	±1.0	μΑ
I <sub>OLD</sub>	+Minimum Dynamic Output Current	V <sub>OLD</sub> =1.65 V Max	5.5		75	mA
I <sub>OHD</sub>	+Minimum Dynamic Output Current	V <sub>OHD</sub> =3.85 V Min	5.5		-75	mA
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	V <sub>IN</sub> =V <sub>CC</sub> or GND	5.5	4.0	40	μΑ

## DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND)

\* All outputs loaded; thresholds on input associated with output under test.

+Maximum test duration 2.0 ms, one output loaded at a time.

Note:  $I_{IN}$  and  $I_{CC}$  @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V<sub>CC</sub>



		V <sub>CC</sub> *	(	Guaranteed Limits			
Symbol	Parameter	V	25	25 °C -40°C to 85°C		Unit	
			Min	Max	Min	Max	
$\mathbf{f}_{\text{max}}$	Clock Frequency (Figure 1)	3.3 5.0	100 140		95 125		MHz
t <sub>PLH</sub>	Propagation Delay, Clock to Q or $\overline{Q}$ (Figure 1)	3.3 5.0	4.5 3.5	13.5 10.0	4.0 3.0	16.0 10.5	ns
t <sub>PHL</sub>	Propagation Delay, Clock to Q or $\overline{Q}$ (Figure 1)	3.3 5.0	3.5 2.5	14.0 10.0	3.5 2.5	14.5 10.5	ns
t <sub>PLH</sub>	Propagation Delay, Set or Reset to Q or $\overline{Q}$ (Figure 2)	3.3 5.0	5.0 3.5	12.5 9.0	4.0 3.0	13.0 10.0	ns
t <sub>PHL</sub>	Propagation Delay, Set or Reset to Q or $\overline{Q}$ (Figure 2)	3.3 5.0	4.0 3.0	12.0 9.5	3.5 2.5	13.5 10.5	ns
C <sub>IN</sub>	Maximum Input Capacitance	5.0	4.5 4.5		pF		

## AC ELECTRICAL CHARACTERISTICS ( $C_L$ =50pF,Input $t_r$ = $t_f$ =3.0 ns)

	Typical @25°C,V <sub>CC</sub> =5.0 V		
C <sub>PD</sub>	Power Dissipation Capacitance	35	pF
- -	-	-	

\*Voltage Range 3.3 V is 3.3 V  $\pm 0.3$  V

Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V

## **TIMING REQUIREMENTS**(C<sub>L</sub>=50pF,Input t<sub>r</sub>=t<sub>f</sub>=3.0 ns)

		$V_{CC}^{*}$	Guaranteed Limits		
Symbol	Parameter	V	25 °C	-40°C to 85°C	Unit
t <sub>su</sub>	Minimum Setup Time, Data to Clock (Figure 3)	3.3 5.0	4.0 3.0	4.5 3.0	ns
t <sub>h</sub>	Minimum Hold Time, Clock to Data (Figure 3)	3.3 5.0	0.5 0.5	0.5 0.5	ns
t <sub>w</sub>	Minimum Pulse Width, Clock, Set or Reset (Figures 1,2)	3.3 5.0	5.5 4.5	7.0 5.0	ns
t <sub>rec</sub>	Minimum Recovery Time, Set or Reset to Clock (Figure 2)	3.3 5.0	0 0	0 0	ns

<sup>\*</sup>Voltage Range 3.3 V is 3.3 V  $\pm 0.3$  V

Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V






Figure 1. Switching Waveform

Figure 2. Switching Waveform




Figure 3. Switching Waveform

### **EXPANDED LOGIC DIAGRAM**

