

## DUAL CMOS SyncFIFO<sup>TM</sup>

# FEATURES:

- The 72801 is equivalent to two 72201 256 x 9 FIFOs
- The 72811 is equivalent to two 72211 512 x 9 FIFOs
- The 72821 is equivalent to two 72221 1024 x 9 FIFOs
- The 72831 is equivalent to two 72231 2048 x 9 FIFOs
- The 72841 is equivalent to two 72241 4096 x 9 FIFOs
- Offers optimal combination of large capacity, high speed, design flexibility and small footprint
- Ideal for prioritization, bidirectional, and width expansion applications
- 15 ns read/write cycle time FOR THE 72801/72811
- 20 ns read/write cycle time FOR THE 72821/72831/72841
- Separate control lines and data lines for each FIFO
- Separate empty, full, programmable almost-empty and almost-full flags for each FIFO
- Enable puts output data lines in high-impedance state
- Space-saving 64-pin Thin Quad Flat Pack (TQFP)
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

# **DESCRIPTION:**


72801/72811/72821/72831/72841 are dual synchronous

(clocked) FIFOs. The device is functionally equivalent to two 72201/72211/72221/72231/72241 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins.

Each of the two FIFOs (designated FIFO A and FIFO B) contained in the 72801/72811/72821/72831/72841 has a 9-bit input data port (DA0 - DA8), DB0 - DB8) and a 9-bit output data port (QA0 - QA8, QB0 - QB8). Each input port is controlled by a free-running clock(WCLKA, WCLKB), and two write enable pins (WENA1, WENA2, WENB1, WENB2). Data is written into each of the two arrays on every rising clock edge of the write clock (WCLKA WCLKB) when the appropriate write enable pins are asserted.

The output port of each FIFO bank is controlled by its associated clock pin (RCLKA, RCLKB) and two read enable pins (RENA1, RENA2, RENB1, RENB2). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. An output enable pin (OEA, OEB) is provided on the read port of each FIFO for three-state output control.

Each of the two FIFOs has two fixed flags, empty (EFA, EFB) and full (FFA, FFB). Two programmable flags, almost-empty (PAEA, PAEB) and almost-full (PAFA, PAFB), are provided for



SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

### COMMERCIAL TEMPERATURE RANGE

©1996 Integrated Device Technology, Inc For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.


each FIFO bank to improve memory utilization. If not programmed, the programmable flags default to empty+7 for PAEA and PAEB, and full-7 for PAFA and PAFB.

The 72801/72811/72821/72831/72841 architecture lends itself to many flexible configurations such as:

- 2-level priority data buffering
- Bidirectional operation
- Width expansion
- Depth expansion

This FIFO is fabricated using IDTs high-performance submicron CMOS technology.

# FUNCTIONAL BLOCK DIAGRAM



## **PIN DESCRIPTIONS**

The 72801/72811/72821/72831/72841s two FIFOs, referred to as FIFO A and FIFO B, are identical in every respect. The following description defines the input and output signals for

FIFO A. The corresponding signal names for FIFO B are provided in parentheses.

Symbol	Name I/O		Description
DA0-DA8	A Data Inputs	I	9-bit data inputs to RAM array A.
DB0-DB8	B Data Inputs	Ι	9-bit data inputs to RAM array B.
RSA, RSB	Reset	Ι	When $\overline{\text{RSA}}$ ( $\overline{\text{RSB}}$ ) is set LOW, the associated internal read and write pointers of array A (B) are set to the first location; $\overline{\text{FFA}}$ ( $\overline{\text{FFB}}$ ) and $\overline{\text{PAFA}}$ ( $\overline{\text{PAFB}}$ ) go HIGH, and $\overline{\text{PAEA}}$ ( $\overline{\text{PAEB}}$ ) and $\overline{\text{EFA}}$ ( $\overline{\text{EFB}}$ ) go LOW. After power-up, a reset of both FIFOs A and B is required before an initial WRITE.
WCLKA WCLKB	Write Clock	Ι	Data is written into the FIFO A (B) on a LOW-to-HIGH transition of WCLKA (WCLKB) when the write enable(s) are asserted.
WENA1 WENB1	Write Enable 1	I	If FIFO A (B) is configured to have programmable flags, WENA1 (WENB1) is the only write enable pin that can be used. When WENA1 (WENB1) is LOW, data A (B) is written into the FIFO on every LOW-to-HIGH transition WCLKA (WCLKB). If the FIFO is configured to have two write enables, WENA1 (WENB1) must be LOW and WENA2 (WENB2) must be HIGH to write data into the FIFO. Data will not be written into the FIFO if FFA (FFB) is LOW.
WENA2/ <u>LDA</u> WENB2/LDB	Write Enable 2/ Load	I	FIFO A (B) is configured at reset to have either two write enables or programmable flags. If LDA (LDB) is HIGH at reset, this pin operates as a second write enable. If WENA2/LDA (WENB2/LDB) is LOW at reset this pin operates as a control to load and read the program mable flag offsets for its respective array. If the FIFO is configured to have two write enables, WENA1 (WENB1) must be LOW and WENA2 (WENB2) must be HIGH to write data into FIFO A (B). Data will not be written into FIFO A (B) if FFA (FFB) is LOW. If the FIFO is configured to have programmable flags, LDA(LDB) is held LOW to write or read the programmable flag offsets.
QA0-QA8	A Data Outputs	0	9-bit data outputs from RAM array A.
QB0-QB8	B Data Outputs	0	9-bit data outputs from RAM array B.
RCLKA RCLKB	Read Clock	Ι	Data is read from FIFO A (B) on a LOW-to-HIGH transition of RCLKA (RCLKB) when $\overline{\text{RENA1}}$ ( $\overline{\text{RENB1}}$ ) and $\overline{\text{RENA2}}$ ( $\overline{\text{RENB2}}$ ) are asserted.
RENA1 RENB1	Read Enable 1	-	When RENA1 (RENB1) and RENA2 (RENB2) are LOW, data is read from FIFO A (B) on every LOW-to-HIGH transition of RCLKA (RCLKB). Data will not be read from Array A (B) if EFA (EFB) is LOW.
RENA2 RENB2	Read Enable 2	Ι	When RENA1 (RENB1) and RENA2 (RENB2) are LOW, data is read from the FIFO A (B) on every LOW-to-HIGH transition of RCLKA (RCLKB). Data will not be read from array A (B) if the EFA (EFB) is LOW.
OEA OEB	Output Enable	Ι	When $\overline{OEA}$ ( $\overline{OEB}$ ) is LOW, outputs DA0-DA8 (DB0-DB8) are active. If $\overline{OEA}$ ( $\overline{OEB}$ ) is HIGH, the outputs DA0-DA8 (DB0-DB8) will be in a high-impedance state.
EFA EFB	Empty Flag	0	When EFA (EFB) is LOW, FIFO A (B) is empty and further data reads from the output are inhibited. When EFA (EFB) is HIGH, FIFO A (B) is not empty. EFA (EFB) is synchronized to RCLKA (RCLKB).
PAEA PAEB	Programmable Almost-Empty Flag	0	When PAEA (PAEB) is LOW, FIFO A (B) is almost empty based on the offset programmed into the appropriate offset register. The default offset at reset is Empty+7. PAEA (PAEB) is synchro nized to RCLKA (RCLKB).
PAFA PAFB	Programmable Almost-Full Flag	0	When PAFA (PAFB) is LOW, FIFO A (B) is almost full based on the offset programmed into the appropriate offset register. The default offset at reset is Full-7. PAFA (PAFB) is synchronized to WCLKA (WCLKB).
FFA FFB	Full Flag	0	When $\overline{FFA}$ ( $\overline{FFB}$ ) is LOW, FIFO A (B) is full and further data writes into the input are inhibited. When $\overline{FFA}$ ( $\overline{FFB}$ ) is HIGH, FIFO A (B) is not full. $\overline{FFA}$ ( $\overline{FFB}$ ) is synchronized to WCLKA (WCLKB).
VCC	Power		+5V power supply pin.
GND	Ground		0V ground pin.

3034 tbl 01

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Commercial	Unit
Vterm	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
ТА	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
Ιουτ	DC Output Current	50	mA
			3034 tbl 02

#### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
Vін	Input High Voltage	2.0			V
VIL	Input Low Voltage	_	—	0.8	V
					3034 thi 03

3034 tbl 03

### **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN <sup>(2)</sup>	Input Capacitance	VIN = 0V	10	pF
COUT <sup>(1,2)</sup>	Output Capacitance	Vout = 0V	10	pF
				3034 tbl 04

NOTE:

1. With output deselected ( $\overline{OEA}$ ,  $\overline{OEB}$  = HIGH).

# **DC ELECTRICAL CHARACTERISTICS**

(Commercial: Vcc = 5V  $\pm$  10%, TA = 0°C to +70°C)

		tci			
Symbol	Parameter	Min.	Тур.	Max.	Unit
I⊔I <sup>(1)</sup>	Input Leakage Current (Any Input)	-1	—	-1	μA
ILO <sup>(2)</sup>	Output Leakage Current	-10	—	10	μΑ
Vон	Output Logic "1" Voltage, Iон = –2 mA	2.4	_		V
Vol	Output Logic "0" Voltage, Io∟ = 8 mA	—	—	0.4	V
ICC <sup>(3)</sup>	Active Power Supply Current	—	—	270	mA

3034 tbl 05

Symbol	Parameter	t Min.	Unit		
	Input Leakage Current (Any Input)	-1	Тур.	Max. _1	μΑ
ILO <sup>(2)</sup>	Output Leakage Current	-10		10	μΑ
Vон	Output Logic "1" Voltage, Iон = –2 mA	2.4	_		V
Vol	Output Logic "0" Voltage, Io∟ = 8 mA	_	_	0.4	V
ICC <sup>(3)</sup>	Active Power Supply Current	_	_	300	mA
					3034 tbl 06

### NOTES:

1. Measurements with  $0.4 \le VIN \le VCC$ .

2. OEA,  $OEB \ge VIH$ ,  $0.4 \le VOUT \le VCC$ .

3. Measurements are made with outputs open. Tested at fCLK = 20MHz. Icc limits applicable when using both banks of FIFOs simultaneously.

4

# **AC ELECTRICAL CHARACTERISTICS**

(Commercial: Vcc = 5V  $\pm$  10%, TA = 0°C to +70°C)

		Commercial										
		IDT728	301L12	IDT72	801L15	IDT728	301L20	IDT72	801L25	IDT728	301L35	
		IDT728	311L12	IDT72	811L15	IDT728	311L20	IDT72	811L25	IDT728	311L35	
		IDT72821L12		IDT72	IDT72821L15		IDT72821L20		821L25	IDT72821L35		1
		IDT72	331L12	IDT72	B31L15	IDT728	331L20	IDT72	831L25	IDT72831L35		1
		IDT728	341L12	IDT72	841L15	IDT72841L20		IDT72841L25		IDT72841L35		
Symbol	Parameter		Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fS	Clock Cycle Frequency	—	83.3	_	66.7	—	50		40	—	28.6	MHz
tA	Data Access Time	2	8	2	10	2	12	3	15	3	20	ns
tCLK	Clock Cycle Time	12	_	15	_	20	_	25	_	35	_	ns
tCLKH	Clock High Time	5	_	6	_	8	_	10	_	14	_	ns
tCLKL	Clock Low Time	5	_	6	_	8	_	10	_	14	_	ns
tDS	Data Set-up Time	3	_	4	_	5	_	6	_	8	_	ns
tDH	Data Hold Time	0	—	1		1	_	1		2	_	ns
tENS	Enable Set-up Time	3		4		5	_	6		8		ns
tENH	Enable Hold Time	0	_	1	_	1	_	1	_	2	_	ns
tRS	Reset Pulse Width <sup>(1)</sup>	12	_	15	_	20	_	25	_	35	_	ns
tRSS	Reset Set-up Time	12	_	15	_	20	_	25	_	35	_	ns
tRSR	Reset Recovery Time	12	_	15	_	20	_	25	_	35	_	ns
tRSF	Reset to Flag Time and Output Time	_	12	_	15	_	20	_	25		35	ns
tOLZ	Output Enable to Output in Low-Z <sup>(2)</sup>	0	_	0	_	0	_	0	_	0		ns
tOE	Output Enable to Output Valid	3	7	3	8	3	10	3	13	3	15	ns
tOHZ	Output Enable to Output in High-Z <sup>(2)</sup>	3	7	3	8	3	10	3	13	3	15	ns
tWFF	Write Clock to Full Flag		8	_	10	—	12		15	—	20	ns
tREF	Read Clock to Empty Flag	_	8	_	10	_	12	_	15		20	ns
tPAF	Write Clock to Programmable											1
	Almost-Full Flag	_	8	_	10	_	12	_	15		20	ns
tPAE	Read Clock to Programmable											
	Almost-Empty Flag	_	8	_	10	_	12	_	15		20	ns
tSKEW1	Skew Time Between Read Clock and Write Clock	5		6	—	8	—	10	—	12	—	ns
	for Empty Flag and Full Flag											
tSKEW2	Skew Time Between Read Clock and Write Clock for Programmable Almost-Empty Flag and Programmable Almost-Full Flag	22	_	28	_	35	_	40	_	42	_	ns

NOTES:


1. Pulse widths less than minimum values are not allowed.

2. Values guaranteed by design, not currently tested.

## **AC TEST CONDITIONS**

In Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

3034 tbl 08



or equivalent circuit Figure 1. Output Load

\*Includes jig and scope capacitances.

3034 tbl 07

## SIGNAL DESCRIPTIONS

FIFO A and FIFO B are identical in every respect. The following description explains the interaction of input and output signals for FIFO A. The corresponding signal names for FIFO B are provided in parentheses.

## INPUTS:

**Data In (DA0 – DA8, DB0 – DB8)** — DA0 - DA8 are the nine data inputs for memory array A. DB0 - DB8 are the nine data inputs for memory array B.

## **CONTROLS**:

**Reset** (RSA, RSB) — Reset of FIFO A (B) is accomplished whenever RSA (RSB) input is taken to a LOW state. During reset, the internal read and write pointers associated with the FIFO are set to the first location. A reset is required after power-up before a write operation can take place. The Full Flag FFA (FFB) and Programmable Almost-Full Flag PAFA (PAFB) will be reset to HIGH after tRSF. The Empty Flag EFA (EFB) and Programmable Almost-Empty Flag PAEA (PAEB) will be reset to LOW after tRSF. During reset, the output register is initialized to all zeros and the offset registers are initialized to their default values.

Write Clock (WCLKA, WCLKB) — A write cycle to Array A (B) is initiated on the LOW-to-HIGH transition of WCLKA (WCLKB). Data set-up and hold times must be met with respect to the LOW-to-HIGH transition of WCLKA (WCLKB). The Full Flag FFA (FFB) and Programmable Almost-Full Flag PAFA (PAFB) are synchronized with respect to the LOW-to-HIGH transition of the write clock WCLKA (WCLKB).

The write and read clocks can be asynchronous or coincident.

Write Enable 1 (WENA1, WENB1) — If FIFO A (B) is configured for programmable flags, WENA1 (WENB1) is the only enable control pin. In this configuration, when WENA1 (WENB1) is LOW, data can be loaded into the input register of RAM Array A (B) on the LOW-to-HIGH transition of every write clock WCLKA (WCLKB). Data is stored in Array A (B) sequentially and independently of any on-going read operation.

In this configuration, when WENA1 (WENB1) is HIGH, the input register holds the previous data and no new data is allowed to be loaded into the register.

If the FIFO is configured to have two write enables, which allows for depth expansion. See Write Enable 2 paragraph below for operation in this configuration.

To prevent data overflow,  $\overline{FFA}$  ( $\overline{FFB}$ ) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the  $\overline{FFA}$  ( $\overline{FFB}$ ) will go HIGH after twFF, allowing a valid write to begin. WENA1 (WENB1) is ignored when FIFO A (B) is full. **Read Clock (RCLKA, RCLKB)** — Data can be read from Array A (B) on the the LOW-to-HIGH transition of RCLKA (RCLKB). The Empty Flag EFA (EFB) and Programmable Almost-Empty Flag PAEA (PAEB) are synchronized with respect to the LOW-to-HIGH transition of RCLKA (RCLKB).

The write and read clock can be asynchronous or coincident.

**Read Enables (RENA1, RENA2, RENB1, RENB2)**—When both Read Enables RENA1, RENA2 (RENB1, RENB2) are LOW, data is read from Array A (B) to the output register on the LOW-to-HIGH transition of the read clock RCLKA (RCLKB).

When either of the two Read Enable RENA1, RENA2 (RENB1, RENB2) associated with FIFO A (B) is HIGH, the output register holds the previous data and no new data is allowed to be loaded into the register.

When all the data has been read from FIFO A (B), the Empty Flag EFA (EFB) will go LOW, inhibiting further read operations. Once a valid write operation has been accomplished, EFA (EFB) will go HIGH after tREF and a valid read can begin. The Read Enables RENA1, RENA2 (RENB1, RENB2) are ignored when FIFO A (B) is empty.

**Output Enable (\overline{OEA}, \overline{OEB})** — When Output Enable  $\overline{OEA}$ ( $\overline{OEB}$ ) is enabled (LOW), the parallel output buffers of FIFO A (B) receive data from their respective output register. When Output Enable  $\overline{OEA}$  ( $\overline{OEB}$ ) is disabled (HIGH), the QA (QB) output data bus is in a high-impedance state.

Write Enable 2/Load (WENA2/LDA, WENB2/LDB) — This is a dual-purpose pin. FIFO A (B) is configured at Reset to have programmable flags or to have two write enables, which allows depth expansion. If WENA2/LDA (WENB2/LDB) is set HIGH at Reset RSA = LOW (RSB = LOW), this pin operates as a second write enable pin.

If FIFO A (B) is configured to have two write enables, when Write Enable 1 WENA1 (WENB1) is LOW and WENA2/LDA (WENB2/LDB) is HIGH, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock WCLKA (WCLKB). Data is stored in the array sequentially and independently of any on-going read operation.

In this configuration, when WENA1 (WENB1) is HIGH and/ or WENA2/LDA (WENB2/LDB) is LOW, the input register of Array A holds the previous data and no new data is allowed to be loaded into the register.

To prevent data overflow, the Full Flag  $\overline{FFA}$  ( $\overline{FFB}$ ) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle,  $\overline{FFA}$  ( $\overline{FFB}$ ) will go HIGH after tWFF, allowing a valid write to begin. WENA1, (WENB1) and WENA2/  $\overline{LDA}$  (WENB2/ $\overline{LDB}$ ) are ignored when the FIFO is full.

FIFO A (B) is configured to have programmable flags when the WENA2/LDA (WENB2/LDB) is set LOW at Reset  $\overline{RSA}$  = LOW ( $\overline{RSB}$  = LOW). Each FIFO contains four 8-bit offset registers which can be loaded with data on the inputs, or read on the outputs. See Figure 3 for details of the size of the registers and the default values.

LDA	WENA1	WCLKA <sup>(1)</sup>	OPERATION ON FIFO A
LDB	WENB1	WCLKB <sup>(1)</sup>	OPERATION ON FIFO B
0	0	<b>A</b>	Empty Offset (LSB)
			Empty Offset (MSB)
			Full Offset (LSB)
			Full Offset (MSB)
0	1		No Operation
1	0		Write Into FIFO
1	1		No Operation

3034 drw 04

1. The same selection sequence applies to reading from the registers. RENA1 and RENA2 (RENB1 and RENB2) are enabled and read is performed on the LOW-to-HIGH transition of RCLKA (RCLKB).

#### Figure 2. Writing to Offset Registers for FIFOs A and B

If FIFO A (B) is configured to have programmable flags, when the WENA1 (WENB1) and WENA2/LDA (WENB2/LDB) are set LOW, data on the DA (DB) inputs are written into the

**COMMERCIAL TEMPERATURE** 

Empty (Least Significant Bit) offset register on the first LOWto-HIGH transition of the WCLKA (WCLKB). Data are written into the Empty (Most Significant Bit) offset register on the second LOW-to-HIGH transition of WCLKA (WCLKB), into the Full (Least Significant Bit) offset register on the third transition, and into the Full (Most Significant Bit) offset register on the fourth transition. The fifth transition of WCLKA (WCLKB) again writes to the Empty (Least Significant Bit) offset register.

However, writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing LDA (LDB) HIGH, FIFO A (B) is returned to normal read/write operation. When LDA (LDB) is set LOW, and WENA1 (WENB1) is LOW, the next offset register in sequence is written.

The contents of the offset registers can be read on the QA (QB) outputs when WENA2/LDA (WENB2/LDB) is set LOW and both Read Enables RENA1, RENA2 (RENB1, RENB2) are set LOW. Data can be read on the LOW-to-HIGH transition of the read clock RCLKA (RCLKB).

A read and write should not be performed simultaneously to the offset registers.




Figure 3. Offset Register Formats and Default Values for the A and B FIFOs

**Full Flag (FFA, FFB)** — FFA (FFB) will go LOW, inhibiting further write operations, when Array A (B) is full. If no reads are performed after reset, FFA (FFB) will go LOW after 256 writes to the 72801's FIFO A (B), 512 writes to the 72811's FIFO A (B), 1024 writes to the 72821's FIFO A (B), 2048 writes to the 72831's FIFO A (B), or 4096 writes to the 72841's FIFO A (B).

FFA (FFB) is synchronized with respect to the LOW-to-HIGH transition of the write clock WCLKA (WCLKB).

**Empty Flag (EFA, EFB)** —  $\overline{\text{EFA}}$  ( $\overline{\text{EFB}}$ ) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that Array A (B) is empty.

EFA (EFB) is synchronized with respect to the LOW-to-HIGH transition of the read clock RCLKA (RCLKB).

**Programmable Almost–Full Flag (PAFA, PAFB)** — PAFA (PAFB) will go LOW when the amount of data in Array A (B) reaches the Almost-Full condition. If no reads are performed after reset, PAFA (PAFB) will go LOW after (256-m) writes to the 72801's FIFO A (B), (512-m) writes to the 72811's FIFO A (B), (1024-m) writes to the 72821's FIFO A (B), (2048-m) writes to the 72831's FIFO A (B), or (4096-m) writes to the 72841's FIFO A (B).

FFA (FFB) is synchronized with respect to the LOW-to-HIGH transition of the write clock WCLKA (WCLKB). The offset "m" is defined in the Full Offset Registers.

If there is no Full offset specified, PAFA (PAFB) will go LOW at Full-7 words.

PAFA (PAFB) is synchronized with respect to the LOW-to-HIGH transition of the write clock WCLKA (WCLKB).

Programmable Almost–Empty Flag (PAEA, PAEB) — PAEA (PAEB) will go LOW when the read pointer is "n+1" locations less than the write pointer. The offset "n" is defined in the Empty Offset Registers. If no reads are performed after reset, PAEA (PAEB) will go HIGH after "n+1" writes to FIFO A (B).

If there is no Empty offset specified,  $\overline{PAEA}$  ( $\overline{PAEB}$ ) will go LOW at Empty+7 words.

PAEA (PAEB) is synchronized with respect to the LOW-to-HIGH transition of the read clock RCLKA (RCLKB).

**Data Outputs (QA0 – QA8, QB0 – QB8 )** — QA0 - QA8 are the nine data outputs for memory array A, QB0 - QB8 are the nine data outputs for memory array B.

NUN	NUMBER OF WORDS IN ARRAY A					EFA
NUMBER OF WORDS IN ARRAY B			FFB	PAFB	PAEB	EFB
72801	72811	72821				
0	0	0	Н	Н	L	L
1 to n <sup>(1)</sup>	1 to n <sup>(1)</sup>	1 to n <sup>(1)</sup>	Н	Н	L	Н
(n+1) to (256-(m+1))	(n+1) to (512-(m+1))	(n+1) to (1024-(m+1))	Н	Н	Н	Н
(256-m) <sup>(2)</sup> to 255	(512-m) <sup>(2)</sup> to 511	(1024-m) <sup>(2)</sup> to 1023	Н	L	Н	Н
256	512	1024	L	L	Н	Н

# TABLE 1: STATUS FLAGS FOR A AND B FIFOS


NUMBER OF WORI	NUMBER OF WORDS IN ARRAY A			PAEA	EFA
NUMBER OF WORD	NUMBER OF WORDS IN ARRAY B			PAEB	EFB
72831	72841				
0	0	Н	Н	L	L
1 to n <sup>(1)</sup>	1 to n <sup>(1)</sup>	Н	Н	L	Н
(n+1) to (2048-(m+1))	(n+1) to (4096-(m+1))	Н	Н	Н	Н
(2048-m) <sup>(2)</sup> to 2047	(4096-m) <sup>(2)</sup> to 4095	Н	L	Н	Н
2048	4096	L	L	Н	Н

NOTES:

1. n = Empty Offset (n = 7 default value)


2. m = Full Offset (m = 7 default value)

5.15




- 1. Holding WENA2/LDA (WENB2/LDB) HIGH during reset will make the pin act as a second write enable pin. Holding WEN2/LDA (WENB2/LDB) LOW during reset will make the pin act as a load enable for the programmable flag offset registers. After reset, QA<sub>0</sub> - QA<sub>8</sub> (QB<sub>0</sub> - QB<sub>8</sub>) will be LOW if  $\overline{OEA}$  ( $\overline{OEB}$ ) = 0 and tri-state if  $\overline{OEA}$  ( $\overline{OEB}$ ) = 1.
- 2.
- The clocks RCLKA, WCLKA (RCLKB, WCLKB) can be free-running during reset. 3.

#### Figure 4. Reset Timing




 tskEw1 is the minimum time between a rising RCLKA (RCLKB) edge and a rising WCLKA (WCLKB) edge for FFA (FFB) to change during the current clock cycle. If the time between the rising edge of RCLKA (RCLKB) and the rising edge of WCLKA (WCLKB) is less than tskEw1, then FFA (FFB) may not change state until the next WCLKA (WCLKB) edge.





 tskEw1 is the minimum time between a rising WCLKA (WCLKB) edge and a rising RCLKA (RCLKB) edge for EFA (EFB) to change during the current clock cycle. If the time between the rising edge of RCLKA (RCLKB) and the rising edge of WCLKA (WCLKB) is less than tskEw1, then EFA (EFB) may not change state until the next RCLKA (RCLKB) edge.

Figure 6. Read Cycle Timing



1. When tskew1 ≥ minimum specification, tFRL = tCLK + tskew1

 $\label{eq:tskew1} tskew1 < minimum specification, tfrL = 2tcLK + tskew1 or tcLK + tskew1 \\ The Latency Timings apply only at the Empty Boundary (EFA, EFB = LOW).$ 







Figure 8. Full Flag Timing


3034 drw 10



1. When tskew1  $\geq$  minimum specification, tFRL maximum = tcLK + tskew1

tskew1 < minimum specification, tFRL maximum = 2tcLk + tskew1 or tcLk + tskew1 The Latency Timings apply only at at the Empty Boundary (EFA, EFB = LOW).

Figure 9. Empty Flag Timing



#### Notes:


1. PAF offset = m.

2. (256-m) words for the 72801, (512-m) words the 72811, (1024-m) words for the 72821, (2048-m) words for the 72831, or (4096-m) words for the 72841.

 tskEW2 is the minimum time between a rising RCLKA (RCLKB) edge and a rising WCLKA (WCLKB) edge for PAFA (PAFB) to change during that clock cycle. If the time between the rising edge of RCLKA (RCLKB) and the rising edge of WCLKA (WCLKB) is less than tskEW2, then PAFA (PAFB) may not change state until the next WCLKA (WCLKB) rising edge.

4. If a write is performed on this rising edge of the write clock, there will be Full - (m-1) words in FIFO A (B) when PAFA (PAFB) goes LOW.

#### Figure 10. Programmable Full Flag Timing



- 1. PAE offset = n.
- tskEW2 is the minimum time between a rising WCLKA (WCLKB) edge and a rising RCLKA (RCLKB) edge for PAEA (PAEB) to change during that clock cycle. If the time between the rising edge of WCLKA (WCLKB) and the rising edge of RCLKA (RCLKB) is less than tskEW2, then PAEA (PAEB) may not change state until the next RCLKA (RCLKB) rising edge.
- 3. If a read is performed on this rising edge of the read clock, there will be Empty + (n-1) words in FIFO A (B) when PAEA (PAEB) goes LOW.

### Figure 11. Programmable Empty Flag Timing





Figure 12. Write Offset Register Timing





# **OPERATING CONFIGURATIONS**

**SINGLE DEVICE CONFIGURATION** — When FIFO A (B) is in a Single Device Configuration, the Read Enable 2 RENA2 (RENB2) control input can be grounded (see Figure 14). In

this configuration, the Write Enable 2/Load WENA2/LDA (WENB2/LDB) pin is set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.




Figure 14. Block Diagram of One of the 72801/72811/72821/72831/72841's two FIFOs configured as a single device

WIDTH EXPANSION CONFIGURATION — Word width may be increased simply by connecting the corresponding input control signals of FIFOs A and B. A composite flag should be created for each of the end-point status flags EFA and EFB, also FFA and FFB). The partial status flags PAEA, PAFB, PAEA and PAFB can be detected from any one device. Figure 15 demonstrates an 18-bit word width using the two FIFOs contained in one IDT72801/72811/72821/72831/72841. Any word width can be attained by adding additional IDT2801/

### 72811/72821/72831/72841s.

When the IDT2801/72811/72821/72831/72841 is in a Width Expansion Configuration, the Read Enable 2 (RENA2 and RENB2) control inputs can be grounded (see Figure 15). In this configuration, the Write Enable 2/Load (WENA2/LDA, WENB2/LDB) pins are set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.




Figure 15. Block diagram of the two FIFOs contained in one 72801/72811/72821/72831/72841configured for an 18-bit width-expansion

### TWO PRIORITY DATA BUFFER CONFIGURATION

The two FIFOs contained in the IDT2801/72811/72821/ 72831/72841 can be used to prioritize two different types of data shared on a system bus. When writing from the bus to the FIFO, control logic sorts the intermixed data according to type, sending one kind to FIFO A and the other kind to FIFO B. Then, at the outputs, each data type is transferred to its appropriate destination. Additional IDT2801/72811/72821/72831/72841s permit more than two priority levels. Priority buffering is particularly useful in network applications.




Figure 16. Block Diagram of Two Priority Configuration

## **BIDIRIECTIONAL CONFIGURATION**

The two FIFOs of the IDT2801/72811/72821/72831/72841 can be used to buffer data flow in two directions. In the

example that follows, a processor can write data to a peripheral controller via FIFO A, and, in turn, the peripheral controller can write the processor via FIFO B.





Figure 17. Block Diagram of Bidirectional Configuration

**DEPTH EXPANSION** — IDT2801/72811/72821/72831/ 72841 can be adapted to applications that require greater than 256/512/1024/2048/4096 words. The existence of double enable pins on the read and write ports allow depth expansion. The Write Enable 2/Load (WENA2, WENB2) pins are used as a second write enables in a depth expansion configuration, thus the Programmable flags are set to the default values. Depth expansion is possible by using one enable input for system control while the other enable input is controlled by expansion logic to direct the flow of data. A typical application would have the expansion logic alternate data access from one device to the next in a sequential manner. The IDT2801/ 72811/72821/72831/72841 operates in the Depth Expansion configuration when the following conditions are met:

WENA2/LDA and WENB2/LDB pins are held HIGH during Reset so that these pins operate as second Write Enables.
External logic is used to control the flow of data.

Please see the Application Note" DEPTH EXPANSION OF IDT'S SYNCHRONOUS FIFOs USING THE RING COUNTER APPROACH" for details of this configuration.



## **ORDERING INFORMATION**

3034 drw 20