



Integrated Device Technology, Inc.

# HIGH-SPEED 2K x 9 DUAL-PORT STATIC RAM WITH BUSY & INTERRUPT

IDT70121S/L  
IDT70125S/L

## FEATURES:

- High-speed access
  - Commercial: 25/35/45/55ns (max.)
- Low-power operation
  - IDT70121/70125S  
Active: 500mW (typ.)  
Standby: 5mW (typ.)
  - IDT70121/70125L  
Active: 500mW (typ.)  
Standby: 1mW (typ.)
- Fully asynchronous operation from either port
- MASTER IDT70121 easily expands data bus width to 18 bits or more using SLAVE IDT70125 chip
- On-chip port arbitration logic (IDT70121 only)
- $\overline{\text{BUSY}}$  output flag on Master;  $\overline{\text{BUSY}}$  input on Slave
- $\overline{\text{INT}}$  flag for port-to-port communication
- Battery backup operation—2V data retention
- TTL-compatible, signal 5V ( $\pm 10\%$ ) power supply
- Available in 52-pin PLCC
- Industrial temperature range ( $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ) is available, tested to military electrical specifications


## DESCRIPTION:

The IDT70121/IDT70125 are high-speed 2K x 9 Dual-Port Static RAMs. The IDT70121 is designed to be used as a stand-alone 9-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT70125 "SLAVE" Dual-Port in 18-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 18-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power-down feature, controlled by  $\overline{\text{CE}}$ , permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70121/IDT70125 utilizes a 9-bit wide data path to allow for Data/Control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.

## FUNCTIONAL BLOCK DIAGRAM



### NOTES:

1. 70121 (MASTER):  
 $\overline{\text{BUSY}}$  is non-tri-stated push-pull output.  
70125 (SLAVE):  
 $\overline{\text{BUSY}}$  is input.
2.  $\overline{\text{INT}}$  is totem-pole output.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

OCTOBER 1996


## DESCRIPTION (Cont'd):

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 500mW of power. Low-power (L) versions offer battery backup data

retention capability with each port typically consuming 200μW from a 2V battery.

The IDT70121/IDT70125 devices are packaged in a 52-pin PLCC.

## PIN CONFIGURATIONS (1,2)



### NOTES:

1. All Vcc pins must be connected to the power supply.
2. All GND pins must be connected to the ground supply.
3. This text does not indicate the orientation of the actual part-marking.

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	50	mA

### NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VTERM must not exceed Vcc + 0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 0.5V.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 10%

2654 tbl 02

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	V
GND	Supply Voltage	0	0	0.0	V
VIH	Input High Voltage	2.2	-	6.0 <sup>(2)</sup>	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	-	0.8	V

### NOTES:

1. VIL ≥ -1.5V for pulse width less than 10ns.
2. VTERM must not exceed Vcc + 0.5V.

2654 tbl 03

## CAPACITANCE(1) (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Condition <sup>(2)</sup>	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
COU	Output Capacitance	VOU = 3dV	10	pF

### NOTES:

1. This parameter is determined by device characterization but is not production tested.
2. 3dV represents the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

2654 tbl 13

**DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE** ( $V_{CC} = 5.0V \pm 10\%$ )

Symbol	Parameter	Test Condition	70121S 70125S		70121L 70125L		Unit
			Min.	Max.	Min.	Max.	
ILI	Input Leakage Current <sup>(5)</sup>	$V_{CC} = 5.5V, V_{IN} = 0V \text{ to } V_{CC}$	—	10	—	5	$\mu A$
ILO	Output Leakage Current <sup>(5)</sup>	$V_{CC} = 5.5V, \overline{CE} = V_{IH}$ $V_{OUT} = 0V \text{ to } V_{CC}$	—	10	—	5	$\mu A$
VOL	Output Low Voltage	IOL = 4mA	—	0.4	—	0.4	V
VOH	Output High Voltage	IOH = -4mA	2.4	—	2.4	—	V

**NOTE:**

1. At  $V_{CC} \leq 2.0V$  leakages are undefined.

2654 tbl 04

**DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE**<sup>(1,4)</sup> ( $V_{CC} = 5V \pm 10\%$ )

Symbol	Parameter	Test Condition	Version	70121X25 70125X25		70121X35 70125X35		70121X45 70125X45		70121X55 70125X55		Unit
				Typ.	Max.	Typ.	Max.	Typ.	Max.	Typ.	Max.	
ICC	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = V_{IL}$ , Outputs Open, $f = f_{MAX}^{(2)}$	Com'l. S L	125	260	125	250	125	245	125	240	mA
				125	220	125	210	125	205	125	200	
ISB1	Standby Current (Both Ports—TTL Level Inputs)	$\overline{CE}^A$ and $\overline{CE}^B = V_{IH}$ , $f = f_{MAX}^{(2)}$	Com'l. S L	30	65	30	65	30	65	30	65	mA
				30	45	30	45	30	45	30	45	
ISB2	Standby Current (One Port—TTL Level Inputs)	$\overline{CE}^A = V_{IL}$ and $\overline{CE}^B = V_{IH}^{(5)}$ Active Port Outputs Open, $f = f_{MAX}^{(2)}$	Com'l. S L	80	175	80	165	80	160	80	155	mA
				80	145	80	135	80	130	80	125	
ISB3	Full Standby Current (Both Ports CMOS Level Inputs)	$\overline{CE}^A$ and $\overline{CE}^B \geq V_{CC} - 0.2V$ , $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(3)}$	Com'l. S L	1.0	15	1.0	15	1.0	15	1.0	15	mA
				0.2	5	0.2	5	0.2	5	0.2	5	
ISB4	Full Standby Current (One Port CMOS Level Inputs)	$\overline{CE}^A \leq 0.2V$ and $\overline{CE}^B \geq V_{CC} - 0.2V^{(5)}$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ , Active Port Outputs Open, $f = f_{MAX}^{(2)}$	Com'l. S L	70	170	70	160	70	155	70	150	mA
				70	140	70	130	70	125	70	120	

**NOTES:**

- "X" in part numbers indicates power rating (S or L).
- At  $f = f_{MAX}$ , address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of  $1/trc$ , and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- $f = 0$  means no address or control lines change. Applies only to inputs at CMOS level standby.
- $V_{CC} = 5V, T_A = +25^\circ C$  for Typical values, and they are not production tested.
- Port "A" may be either left or right port. Port "B" is opposite from port "A".

2654 tbl 05

**DATA RETENTION CHARACTERISTICS** (L Version Only)


Symbol	Parameter	Test Condition	70121L/70125L			Unit	
			Min.	Typ. <sup>(1)</sup>	Max.		
VDR	VCC for Data Retention	VCC = 2.0V, $\overline{CE} \geq V_{CC} - 0.2V$ VIN ≥ VCC - 0.2V or VIN ≤ 0.2V	2	—	—	V	
ICCDR	Data Retention Current		Com'l.	—	100	1500	μA
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time		0	—	—	ns	
tR <sup>(3)</sup>	Operation Recovery Time		tRC <sup>(2)</sup>	—	—	—	ns

**NOTES:**

- VCC = 2V, TA = +25°C, and are not production tested.
- tRC = Read Cycle Time.
- This parameter is guaranteed by device characterization but is not production tested.

2654 tbl 06

**DATA RETENTION WAVEFORM**



2654 drw 03

**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2

2654 tbl 07




Figure 1. AC Output Test Load




Figure 2. Output Test Load  
(For tLZ, tHZ, twZ, tow)  
Including scope and jig.

**AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(3)</sup>**


Symbol	Parameter	70121X25		70121X35		70121X45		70121X55		Unit
		70125X25	70125X35	70125X45	70125X55					
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Read Cycle</b>										
tRC	Read Cycle Time	25	—	35	—	45	—	55	—	ns
tAA	Address Access Time	—	25	—	35	—	45	—	55	ns
tACE	Chip Enable Access Time	—	25	—	35	—	45	—	55	ns
tAOE	Output Enable Access Time	—	12	—	25	—	30	—	35	ns
tOH	Output Hold from Address Change	0	—	0	—	0	—	0	—	ns
tLZ	Output Low-Z Time <sup>(1,2)</sup>	0	—	0	—	0	—	0	—	ns
tHZ	Output High-Z Time <sup>(1,2)</sup>	—	10	—	15	—	20	—	30	ns
tPU	Chip Enable to Power-Up Time <sup>(2)</sup>	0	—	0	—	0	—	0	—	ns
tPD	Chip Disable to Power-Down Time <sup>(2)</sup>	—	50	—	50	—	50	—	50	ns

**NOTES:**


- Transition is measured ±500mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- This parameter guaranteed by device characterization, but is not production tested.
- “X” in part numbers indicates power rating (S or L).

2654 tbl 08

**TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE<sup>(1,2,4)</sup>**



**TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE<sup>(5,6)</sup>**



**NOTES:**

1. Timing depends on which signal is asserted last,  $\overline{OE}$  or  $\overline{CE}$ .
2. Timing depends on which signal is deasserted first,  $\overline{OE}$  or  $\overline{CE}$ .
3.  $t_{BDD}$  delay is required only in a case where the opposite port is completing a write operation to the same address location. For simultaneous read operations  $\overline{BUSY}$  has no relationship to valid output data.
4. Start of valid data depends on which timing becomes effective last,  $t_{AOE}$ ,  $t_{ACE}$ ,  $t_{AA}$ , or  $t_{BDD}$ .
5.  $R/\overline{W} = V_{IH}$ , and the address is valid prior to other coincidental with  $\overline{CE}$  transition Low.
6.  $R/\overline{W} = V_{IH}$ ,  $\overline{CE} = V_{IL}$ , and  $\overline{OE} = V_{IL}$ . Address is valid prior to or coincidental with  $\overline{CE}$  transition Low.

**AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(4)</sup>**


Symbol	Parameter	70121X25 70125X25		70121X35 70125X35		70121X45 70125X45		70121X55 70125X55		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
		<b>Write Cycle</b>								
t <sub>WC</sub>	Write Cycle Time <sup>(3)</sup>	25	—	35	—	45	—	55	—	ns
t <sub>EW</sub>	Chip Enable to End-of-Write	20	—	30	—	35	—	40	—	ns
t <sub>AW</sub>	Address Valid to End-of-Write	20	—	30	—	35	—	40	—	ns
t <sub>AS</sub>	Address Set-up Time	0	—	0	—	0	—	0	—	ns
t <sub>WP</sub>	Write Pulse Width <sup>(6)</sup>	20	—	30	—	35	—	40	—	ns
t <sub>WR</sub>	Write Recovery Time	0	—	0	—	0	—	0	—	ns
t <sub>DW</sub>	Data Valid to End-of-Write	12	—	20	—	20	—	20	—	ns
t <sub>HZ</sub>	Output High-Z Time <sup>(1,2)</sup>	—	10	—	15	—	20	—	30	ns
t <sub>DH</sub>	Data Hold Time <sup>(5)</sup>	0	—	0	—	0	—	0	—	ns
t <sub>WZ</sub>	Write Enabled to Output in High-Z <sup>(1,2)</sup>	—	10	—	15	—	20	—	30	ns
t <sub>OW</sub>	Output Active from End-of-Write <sup>(1,2)</sup>	0	—	0	—	0	—	0	—	ns

**NOTES:**

2654 tbl 09

1. Transition is measured ±500mV from Low or High-impedance voltage with Output Test Load (Figure 2).
2. This parameter guaranteed by device characterization, but is not production tested.
3. For MASTER/SLAVE combination, t<sub>WC</sub> = t<sub>BAA</sub> + t<sub>WP</sub>, since R/W = V<sub>IL</sub> must occur after t<sub>BAA</sub>.
4. "X" in part numbers indicates power rating (S or L).
5. The specified t<sub>DH</sub> must be met by the device supplying write data to the RAM under all operating conditions. Although t<sub>DH</sub> and t<sub>OW</sub> values will vary over voltage and temperature. The actual t<sub>DH</sub> will always be smaller than the actual t<sub>OW</sub>.
6. If  $\overline{OE}$  is low during a R/W controlled write cycle, the write pulse width must be the larger of t<sub>WP</sub> or (t<sub>WZ</sub> + t<sub>DW</sub>) to allow the I/O drivers to turn off data to be placed on the bus for the required t<sub>DW</sub>. If  $\overline{OE}$  is High during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t<sub>WP</sub>.

**TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING<sup>(1,5,8)</sup>**




**NOTES:**

2654 drw 07

1. R/W or  $\overline{CE}$  must be High during all address transitions.
2. A write occurs during the overlap (t<sub>EW</sub> or t<sub>WP</sub>) of a  $\overline{CE} = V_{IL}$  and a R/W = V<sub>IL</sub>.
3. t<sub>WR</sub> is measured from the earlier of  $\overline{CE}$  or R/W going High to the end of the write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the  $\overline{CE}$  Low transition occurs simultaneously with or after the R/W Low transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal ( $\overline{CE}$  or R/W) is asserted last.
7. This parameter is determined by device characterization, but is not production tested. Transition is measured +/- 500mV from steady state with the Output Test Load (Figure 2).
8. If  $\overline{OE}$  is low during a R/W controlled write cycle, the write pulse width must be the larger of t<sub>WP</sub> or (t<sub>WZ</sub> + t<sub>DW</sub>) to allow the I/O drivers to turn off data to be placed on the bus for the required t<sub>DW</sub>. If  $\overline{OE}$  is High during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t<sub>WP</sub>.

### TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{CE}$ CONTROLLED TIMING<sup>(1,5)</sup>



2654 drw 08

**NOTES:**

1.  $R/\overline{W}$  or  $\overline{CE}$  must be High during all address transitions.
2. A write occurs during the overlap ( $t_{EW}$  or  $t_{WP}$ ) of a  $\overline{CE} = V_{IL}$  and a  $R/\overline{W} = V_{IL}$ .
3.  $t_{WR}$  is measured from the earlier of  $\overline{CE}$  or  $R/\overline{W}$  going High to the end of the write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the  $\overline{CE}$  Low transition occurs simultaneously with or after the  $R/\overline{W}$  Low transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal ( $\overline{CE}$  or  $R/\overline{W}$ ) is asserted last.
7. This parameter is determined by device characterization, but is not production tested. Transition is measured +/- 500mV from steady state with the Output Test Load (Figure 2).
8. If  $\overline{OE}$  is low during a  $R/\overline{W}$  controlled write cycle, the write pulse width must be the larger of  $t_{WP}$  or ( $t_{WZ} + t_{DW}$ ) to allow the I/O drivers to turn off data to be placed on the bus for the required  $t_{DW}$ . If  $\overline{OE}$  is High during a  $R/\overline{W}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified  $t_{WP}$ .

### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(6)</sup>


Symbol	Parameter	70121X25		70121X35		70121X45		70121X55		Unit
		70125X25		70125X35		70125X45		70125X55		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Busy Timing (For Master IDT70121 Only)</b>										
tBAA	$\overline{BUSY}$ Access Time from Address	—	20	—	20	—	20	—	30	ns
tBDA	$\overline{BUSY}$ Disable Time from Address	—	20	—	20	—	20	—	30	ns
tBAC	$\overline{BUSY}$ Access Time from Chip Enable	—	20	—	20	—	20	—	30	ns
tBDC	$\overline{BUSY}$ Disable Time from Chip Enable	—	20	—	20	—	20	—	30	ns
tWDD	Write Pulse to Data Delay <sup>(1)</sup>	—	50	—	60	—	70	—	80	ns
tDDD	Write Data Valid to Read Data Delay <sup>(1)</sup>	—	35	—	45	—	55	—	65	ns
tAPS	Arbitration Priority Set-up Time <sup>(2)</sup>	5	—	5	—	5	—	5	—	ns
tBDD	$\overline{BUSY}$ Disable to Valid Data <sup>(3)</sup>	—	30	—	30	—	35	—	45	ns
tWH	Write Hold After $\overline{BUSY}$ <sup>(5)</sup>	15	—	20	—	20	—	20	—	ns
<b>Busy Timing (For Slave IDT70125 Only)</b>										
tWB	Write to $\overline{BUSY}$ Input <sup>(4)</sup>	0	—	0	—	0	—	0	—	ns
tWH	Write Hold After $\overline{BUSY}$ <sup>(5)</sup>	15	—	20	—	20	—	20	—	ns
tWDD	Write Pulse to Data Delay <sup>(1)</sup>	—	50	—	60	—	70	—	80	ns
tDDD	Write Data Valid to Read Data Delay <sup>(1)</sup>	—	35	—	45	—	55	—	65	ns

**NOTES:**

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and  $\overline{BUSY}$ ".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of 0,  $t_{WDD} - t_{WP}$  (actual), or  $t_{DDD} - t_{DW}$  (actual).
4. To ensure that a write cycle is inhibited on port 'B' during contention on port 'A'.
5. To ensure that a write cycle is completed on port 'B' after contention on port 'A'.
6. "X" in part numbers indicates power rating (S or L).

2654 tbl 10

**TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND  $\overline{\text{BUSY}}$  (1,2,3)**




2654 drw 09

**NOTES:**

1. To ensure that the earlier of the two ports wins. tAPS is ignored for Slave (IDT 70125).
2.  $\overline{\text{CE}}_{\text{L}} = \overline{\text{CE}}_{\text{R}} = \text{V}_{\text{IL}}$
3.  $\overline{\text{OE}} = \text{V}_{\text{IL}}$  for the reading port.
4. All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port 'B' is opposite from port 'A'.

**TIMING WAVEFORM OF WRITE WITH  $\overline{\text{BUSY}}$**




2654 drw 10

**NOTES:**

1. tWH must be met for both  $\overline{\text{BUSY}}$  input (slave) and output (master).
2.  $\overline{\text{BUSY}}$  is asserted on port 'B' blocking R/W 'B', until  $\overline{\text{BUSY}}_{\text{B}}$  goes High.
3. All timing is the same for left and right ports. Port 'A' may be either left or right port. Port 'B' is the opposite from port 'A'.



**TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY  $\overline{CE}$  TIMING<sup>(1)</sup>**




2654 drw 12

**NOTES:**

1. All timing is the same for left and right ports. Port 'A' may be either left or right port. Port 'B' is the opposite from port 'A'.
2. If tAPS is not satisfied, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (70121 only).

**TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY ADDRESS<sup>(1)</sup>**



2654 drw 13

**NOTES:**

1. All timing is the same for left and right ports. Port 'A' may be either left or right port. Port 'B' is the opposite from port 'A'.
2. If tAPS is not satisfied, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (70121 only).

**AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup>**


Symbol	Parameter	70121X25 70125X25		70121X35 70125X35		70121X45 70125X45		70121X55 70125X55		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Interrupt Timing</b>										
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	ns
tINS	Interrupt Set Time	—	25	—	25	—	40	—	45	ns
tINR	Interrupt Reset Time	—	25	—	35	—	40	—	45	ns

**NOTE:**

1. "X" in part numbers indicates power rating (S or L).

2654 tbl 11

## TIMING WAVEFORM OF INTERRUPT MODE



**NOTES:**

1. All timing is the same for left and right ports. Port 'A' may be either left or right port. Port 'B' is the opposite from port 'A'.
2. See Interrupt Truth Table.
3. Timing depends on which enable signal ( $\overline{CE}$  or  $R/\overline{W}$ ) is asserted last.
4. Timing depends on which enable signal ( $\overline{CE}$  or  $R/\overline{W}$ ) is de-asserted first.

2654 drw 14

## TRUTH TABLES

### TRUTH TABLE I – NON-CONTENTION READ/WRITE CONTROL<sup>(4)</sup>

Left or Right Port <sup>(1)</sup>				Function
R/ $\overline{W}$	$\overline{CE}$	$\overline{OE}$	D <sub>0-8</sub>	
X	H	X	Z	Port Disabled and in Power-Down Mode, ISB2 or ISB4
X	H	X	Z	$\overline{CE} = \overline{CE}_L = H$ , Power-Down Mode, ISB1 or ISB3
L	L	X	DATA <sub>IN</sub>	Data on Port Written Into Memory <sup>(2)</sup>
H	L	L	DATA <sub>OUT</sub>	Data in Memory Output on Port <sup>(3)</sup>
H	L	H	Z	High-impedance Outputs

**NOTES:**

1. A<sub>0L</sub> – A<sub>10L</sub> ≠ A<sub>0R</sub> – A<sub>10R</sub>.
2. If  $\overline{BUSY} = V_{IL}$ , data is not written.
3. If  $\overline{BUSY} = V_{IL}$ , data may not be valid, see twDD and tDD timing.
4. 'H' = V<sub>IH</sub>, 'L' = V<sub>IL</sub>, 'X' = DON'T CARE, 'Z' = High-impedance.

2654 tbl 12

### TRUTH TABLE II – INTERRUPT FLAG<sup>(1,4)</sup>

Left Port					Right Port					Function
R/ $\overline{W}$	$\overline{CE}_L$	$\overline{OE}_L$	A <sub>0L</sub> – A <sub>10L</sub>	$\overline{INT}_L$	R/ $\overline{W}$ <sub>R</sub>	$\overline{CE}_R$	$\overline{OE}_R$	A <sub>0L</sub> – A <sub>10R</sub>	$\overline{INT}_R$	
L	L	X	7FF	X	X	X	X	X	L <sup>(2)</sup>	Set Right $\overline{INT}_R$ Flag
X	X	X	X	X	X	L	L	7FF	H <sup>(3)</sup>	Reset Right $\overline{INT}_R$ Flag
X	X	X	X	L <sup>(3)</sup>	L	L	X	7FE	X	Set Left $\overline{INT}_L$ Flag
X	L	L	7FE	H <sup>(2)</sup>	X	X	X	X	X	Reset Left $\overline{INT}_L$ Flag

**NOTES:**

1. Assumes  $\overline{BUSY}_L = \overline{BUSY}_R = V_{IH}$
2. If  $\overline{BUSY}_L = V_{IL}$ , then No Change.
3. If  $\overline{BUSY}_R = V_{IL}$ , then No Change.
4. 'H' = V<sub>IH</sub>, 'L' = V<sub>IL</sub>, 'X' = DON'T CARE.

2654 tbl 13

## FUNCTIONAL DESCRIPTION

The IDT70121/125 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70121/125 has an automatic power down feature controlled by  $\overline{CE}$ . The  $\overline{CE}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{CE}$  high). When a port is enabled, access to the entire memory array is permitted.

## INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{INTL}$ ) is asserted when the right port writes to memory location 7FE (HEX), where a write is defined as the  $\overline{CE} = R/\overline{W} = V_{IL}$  per the Truth Table. The left port clears the interrupt by access address location 7FE access when  $\overline{CE}_R = \overline{OE}_R = V_{IL}$ ,  $R/\overline{W}$  is a "Don't Care". Likewise, the right port interrupt flag ( $\overline{INTR}$ ) is asserted when the left port writes to memory location 7FF (HEX) and to clear the interrupt flag ( $\overline{INTR}$ ), the right port must access the memory location 7FF. The message (9 bits) at 7FE or 7FF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 7FE and 7FF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

## BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by using the IDT70125 (SLAVE). In the IDT70125, the busy pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the  $\overline{BUSY}$  pins high. Once in slave mode the  $\overline{BUSY}$  pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the  $\overline{BUSY}$  pins high. If desired,


unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT70121/125 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70121/125 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70121 RAM the busy pin is an output of the part, and the busy pin is an input of the IDT70125 as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write




2654 drw 15  
Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70121 (Master) and IDT70125 (Slave) RAMs.

operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the  $R/\overline{W}$  signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

### ORDERING INFORMATION



2654 drw 16