

Complementary PowerTrench® MOSFET

General Description

This complementary MOSFET device is produced using Fairchild's advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain low gate charge for superior switching performance.


Applications


- DC/DC conversion
- Power management
- Load switch

Features

- Q1:
 N-Channel

 6 A, 20 V.
 $R_{DS(ON)} = 18 \text{ m}\Omega$ @ $V_{GS} = 4.5 \text{ V}$
 $R_{DS(ON)} = 28 \text{ m}\Omega$ @ $V_{GS} = 2.5 \text{ V}$
- Q2: P-Channel -4.4A, 20 V. $R_{DS(ON)} = 35 \text{ m}\Omega @ V_{GS} = -4.5 \text{ V}$ $R_{DS(ON)} = 57 \text{ m}\Omega @ V_{GS} = -2.5 \text{ V}$
- High performance trench technology for extremely
 low R_{DS(ON)}
- Low profile TSSOP-8 package





Absolute Maximum Ratings $T_A = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Q1	Q2	Units	
V _{DSS}	Drain-Source Voltage		20	-20	V
V _{GSS}	Gate-Source Voltage		±12	±12	V
I _D	Drain Current - Continuous	(Note 1a)	6	-4.4	A
	- Pulsed		30	-30	
PD	Power Dissipation	(Note 1a)	1.	0	W
		(Note 1b)	0.	6	
T _J , T _{STG}	Operating and Storage Junction Temper	ature Range	–55 to	+150	°C
Τ _J , T _{STG} Therma R _{θJA}	Operating and Storage Junction Temper		-55 to 12 20	5	⊃°C W\D°
Therma ^R θJA Packag	I Characteristics Thermal Resistance, Junction-to-Ambier e Marking and Ordering Inf	nt (Note 1a) (Note 1b)	12	5	

©2000 Fairchild Semiconductor Corporation

Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units
Off Char	acteristics						•
BV _{DSS}	Drain-Source Breakdown	$V_{GS} = 0 V, I_D = 250 \mu A$	Q1 Q2	20			V
	Voltage Breakdown Voltage	$V_{GS} = 0 V, I_D = -250 \mu A$ $I_D = 250 \mu A, Referenced to 25°C$	Q2 Q1	-20	14		mV/°C
ΔT_{J}	Temperature Coefficient	$I_{\rm D} = -250 \mu\text{A}$, Referenced to 25 °C	Q2		-17		
DSS	Zero Gate Voltage Drain	$V_{DS} = 16 \text{ V}, V_{GS} = 0 \text{ V}$	Q1 Q2			1	μΑ
	Current Gate-Body Leakage	$V_{DS} = -16 V, V_{GS} = 0 V Q2$ $V_{GS} = +12 V, V_{DS} = 0 V Q1$				-1 <u>+</u> 100	nA
GSS	Gale-bouy Leakage	$V_{GS} = \pm 12$ V, $V_{DS} = 0$ V $V_{GS} = \pm 12$ V, $V_{DS} = 0$ V	Q2			<u>+</u> 100	
On Chara	acteristics (Note 2)						
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	Q1	0.4	1.0	1.5	V
		$V_{DS} = V_{GS}, I_{D} = -250 \ \mu A$	Q2	-0.4	-1.0	-1.5	
∆VGS(th)	Gate Threshold Voltage	$I_D = 250 \ \mu A$, Referenced to $25^{\circ}C$	Q1		-3.3		mV/°C
ΔT_{J}	Temperature Coefficient	$I_D = -250 \ \mu$ A, Referenced to 25° C	Q2		3.1		
R _{DS(on)}	Static Drain-Source	$V_{GS} = 4.5 \text{ V}, I_D = 6 \text{ A}$	Q1		14	18	mΩ
	On-Resistance	$V_{GS} = 2.5 \text{ V}, I_D = 5 \text{ A}$			19 19	28 29	
		$V_{GS} = 4.5 \text{ V}, I_D = 6 \text{ A}, T_J = 125^{\circ}\text{C}$ $V_{GS} = -4.5 \text{ V}, I_D = -4.4 \text{ A}$	Q2		28	35	
		$V_{GS} = -4.5 \text{ V}, T_D = -4.4 \text{ A}$ $V_{GS} = -2.5 \text{ V}, T_D = -3.3 \text{ A}$	QZ		43	57	mΩ
					39	56	
D(on)	On-State Drain Current	$V_{GS} = -4.5 \text{ V}, I_D = -4.4 \text{ A}, T_J = 125^{\circ}\text{C}$ $V_{GS} = 4.5 \text{ V}, V_{DS} = 5 \text{ V}$	Q1	30			Α
2(01)		$V_{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$ $V_{DS} = 5 \text{ V}, I_D = 6 \text{ A}$	Q2	-30			
JFS	Forward Transconductance		Q1		30		S
		$V_{DS} = -5 V, I_D = -4.4 A$	Q2		17		
	Characteristics			-			
Ciss	Input Capacitance	Q1:	Q1		1325		pF
		$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V},$	Q2		1330		
Coss	Output Capacitance	f = 1.0 MHz Q2:	Q1 Q2		358 552		pF
Crss	Reverse Transfer	$V_{DS} = -10 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$	Q2 Q1		168		pF
Orss	Capacitance	f = 1.0 MHz	Q2		153		рі
Switching	g Characteristics	·					
d(on)	Turn-On Delay Time	Q1:	Q1		6	20	ns
u(011)	,	$V_{DD} = 10 V, I_D = 1 A,$	Q2		12	25	
r	Turn-On Rise Time	$V_{GS} = 4.5 V, R_{GEN} = 6 \Omega$	Q1		11	40	ns
d(off)	Turn-Off Delay Time	Q2: V _{DD} = -10 V, I _D = -1 A,	Q2 Q1		19 32	40 60	ns
u(011)		$V_{GS} = -4.5V, R_{GEN} = 6 \Omega$	Q2		60	100	
f	Turn-Off Fall Time		Q1		19	34	ns
Qg	Total Gate Charge	Q1:	Q2 Q1		37 14	70 20	nC
علاج		$V_{DS} = 10 \text{ V}, \text{ I}_{D} = 6 \text{ A},$	Q1 Q2		14	20 20	nc
Q _{gs}	Gate-Source Charge	$V_{GS} = 4.5 V$	Q1		2.6	20	nC
95		Q2:	Q2		3.0		
Q _{gd}	Gate-Drain Charge	$V_{DS} = -5 V, I_D = -4.4 A,$	Q1		3.7		nC
-	Č	$V_{GS} = -4.5 V$	Q2		3.9		1

Symbol	bol Parameter Test Conditions		Туре	Min	Тур	Max	Units
Drain-Sc	ource Diode Characterist	tics and Maximum Ratings					
		tics and Maximum Ratings Source Diode Forward Current	Q1			0.83	A
Drain-Sc Is		¥	Q1 Q2			0.83 0.83	A
		Source Diode Forward Current			0.5		A


Notes:


1. $R_{\theta,JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta,JC}$ is guaranteed by design while $R_{\theta,CA}$ is determined by the user's board design.


a) $R^{}_{\theta JA}$ is 125°C/W (steady state) when mounted on a 1 inch² copper pad on FR-4.


b) $R_{\theta JA}$ is 208°C/W (steady state) when mounted on a minimum copper pad on FR-4.

2. Pulse Test: Pulse Width < 300 μ s, Duty Cycle < 2.0%









FDW2520C Rev C(W)

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ CROSSVOLT™ DOME™ E²CMOS[™] EnSigna™ FACT™ FACT Quiet Series[™] FAST[®]

FASTr™ GlobalOptoisolator™ GTO™ HiSeC™ **ISOPLANAR™** MICROWIRE™ OPTOLOGIC™ **OPTOPLANAR™** PACMAN™ POP™

PowerTrench[®] QFET™ QS™ QT Optoelectronics[™] Quiet Series[™] SILENT SWITCHER® SMART START™ SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8

SyncFET™ TinyLogic™ UHC™ VCX™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	1	Rev G