

# FAN6520A

## Single Synchronous Buck PWM Controller

### Features

- Output Range 0.8V to  $V_{IN}$ 
  - 0.8V Internal Reference
  - $\pm 1.5\%$  Over Line Voltage and Temperature
- Drives N-Channel MOSFETs
- Simple Single-Loop Control Design
  - Voltage-Mode PWM Control
- Fast Transient Response
  - High-Bandwidth Error Amplifier
  - Full 0% to 100% Duty Cycle
- Lossless, Programmable Over-current Protection
  - Uses Upper MOSFET's  $R_{DS(ON)}$
- Small Converter Size
  - 300kHz Fixed Frequency Oscillator
  - Internal Soft-Start
  - 8-Lead SOIC

### Applications

- Power Supplies for PC Subsystems and Peripherals
- MCH, GTL, and AGP Supplies
- Cable Modems, Set Top Boxes, and DSL Modems
- DSP, Memory
- Low-Voltage Distributed Power Supplies

### General Description

The FAN6520A makes simple work out of implementing a complete control and protection scheme for a DC-DC stepdown converter.


Designed to drive N-channel MOSFETs in a synchronous buck topology, the FAN6520A integrates the control, output adjustment, monitoring and protection functions into a single 8-lead package.

The FAN6520A is easy to use, employs a single feedback loop, and voltage-mode control with fast transient response. The output voltage can be precisely regulated to as low as 0.8V, with a maximum tolerance of  $\pm 1.5\%$  over temperature and line voltage variations. A fixed frequency oscillator reduces design complexity, while balancing typical application cost. The error amplifier features a 15MHz gain-bandwidth product and an 8V/ $\mu$ s slew rate which enables high converter bandwidth for fast transient performance. The resulting PWM duty cycles range from 0% to 100%.

The IC monitors the drop across the upper MOSFET and inhibits PWM operation appropriately to protect against over-current conditions. This approach simplifies the implementation and improves efficiency by eliminating the need for a current sense resistor.

The FAN6520A is rated for operation from 0° to +70°C with the FAN6520AI rated from -40° to +85°C.

## Pin Configuration



FAN6520AM 8-pin SOIC Package

## Pin Definitions

Pin #	Pin Name	Pin Function Description
1	BOOT	<b>Bootstrap Supply Input.</b> Provides a boosted voltage to the high-side MOSFET driver. Connect to bootstrap capacitor as shown in Figure 1.
2	HDRV	<b>High Side Gate Drive Output.</b> Connect to the gate of the high-side power MOSFET(s). This pin is also monitored by the adaptive shoot-through protection circuitry to determine when the upper MOSFET has turned off.
3	GND	<b>Ground.</b> The signal and power ground for the IC. Tie this pin to the ground island/plane through the lowest impedance connection available. Connect directly to source of low-side MOSFET(s).
4	LDRV	<b>Low Side Gate Drive Output.</b> Connect to the gate of the low-side power MOSFET(s). This pin is also monitored by the adaptive shoot-through protection circuitry to determine when the lower MOSFET has turned off.
5	VCC	<b>VCC.</b> Provides bias power to the IC and the drive voltage for LDRV. Bypass with a ceramic capacitor as close to this pin as possible.
6	FB	<b>Feedback.</b> This pin is the inverting input of the internal error amplifier. Use this pin, in combination with the COMP/OCSET pin, to compensate the voltage-control feedback loop of the converter.
7	COMP/ OCSET/SD	<b>COMP/OCSET/SD.</b> This is a multiplexed pin. During operation, the output of the error amplifier drives this pin. During a short period of time following power-on reset (POR), this pin is used to determine the over-current threshold of the converter. Pulling COMP/OCSET to a level below 0.8V disables the controller. Disabling the controller causes the oscillator to stop, the HDRV and LDRV outputs to be held low, and the soft-start circuitry to re-arm.
8	SW	<b>Switch Node Input.</b> Connect as shown in Figure 1. The SW pin provides return for the high-side bootstrapped driver, is a sense point for the adaptive shoot-thru protection, and is used for monitoring the drop across Q1's $R_{DS(ON)}$ for current limit.

# Typical Application




Figure 1. Typical Application




Figure 2. Functional Block Diagram

## Absolute Maximum Ratings

Absolute maximum ratings are the values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Parameter		Min.	Max.	Units
VCC to GND			6	V
VBOOT to GND			15	V
HDRV ( $V_{BOOT} - V_{SW}$ )			6	V
LDRV		-0.5	6	V
SW to PGND	Continuous	-0.5	6	V
	Transient ( $t < 50\text{nsec}$ , $F < 500\text{kHz}$ )	-3	7	V
All other pins			5.5	V

## Thermal Information

Parameter	Min.	Typ.	Max.	Units
Storage Temperature	-65		150	°C
Lead Soldering Temperature, 10 seconds			300	°C
Vapor Phase, 60 seconds			215	°C
Infrared, 15 seconds			220	°C
Power Dissipation ( $P_D$ ), $T_A = 25^\circ\text{C}$			715	mW
Thermal Resistance – Junction to Case $\theta_{JC}$		40		°C/W
Thermal Resistance – Junction to Ambient $\theta_{JA}$		140		°C/W

## Recommended Operating Conditions

Parameter	Conditions	Min.	Typ.	Max.	Units
Supply Voltage VCC	VCC to PGND	4.5	5	5.5	V
Ambient Temperature ( $T_A$ )	FAN6520A	0		70	°C
	FAN6520AI	-40		85	°C
Junction Temperature ( $T_J$ )		-40		125	°C

**Electrical Specifications**  $V_{CC} = 5V$ , and  $T_A = 25^{\circ}C$  using circuit in Figure 1 unless otherwise noted. The • denotes specifications which apply over the full operating temperature range.

Parameter	Symbol	Conditions		Min.	Typ.	Max.	Units
<b>Supply Current</b>							
VCC Current	$I_{VCC}$	HDRV, LDRV open	•	1.5	2.4	3.8	mA
<b>Power-On Reset</b>							
Rising VCC POR Threshold	POR		•	4.00	4.22	4.45	V
VCC POR Threshold Hysteresis					170		mV
<b>Oscillator</b>							
Frequency	$F_{OSC}$	FAN6520A	•	250	300	340	kHz
		FAN6520AI	•	230	300	340	kHz
Ramp Amplitude	$\Delta V_{OSC}$		•		1.5		V <sub>p-p</sub>
<b>Reference</b>							
Reference Voltage	$V_{REF}$	$T_A = 0$ to $70^{\circ}C$	•	788	800	812	mV
		FAN6520AI	•	780	800	820	mV
<b>Error Amplifier</b>							
DC Gain					88		dB
Gain – Bandwidth Product	GBWP				15		MHz
Slew Rate	S/R				8		V/ $\mu$ s
<b>Gate Drivers</b>							
HDRV pull-up resistance	$R_{HUP}$				2.5		$\Omega$
HDRV pull-down resistance	$R_{HDN}$				2.0		$\Omega$
LDRV pull-up resistance	$R_{LUP}$				2.5		$\Omega$
LDRV pull-down resistance	$R_{LDN}$				1.0		$\Omega$
<b>Protection/Disable</b>							
OCSET Current Source	$I_{OCSET}$	FAN6520A	•	17	20	22	$\mu$ A
		FAN6520AI	•	14	20	24	$\mu$ A
Disable Threshold	$V_{DISABLE}$				800		mV

**Notes:**

1. All limits at operating temperature extremes are guaranteed by design, characterization and statistical quality control.
2. AC specifications guaranteed by design/characterization (not production tested).

## Circuit Description

### Initialization

The FAN6520A automatically initializes upon receipt of power. The Power-On Reset (POR) function continually monitors the bias voltage at the VCC pin. When the supply voltage exceeds its POR threshold, the IC initiates the Over-current Protection (OCP) sample and hold operation. Upon completion of the OCP sampling and hold operation, the POR function initiates the soft-start operation.

### Over-Current Protection

The over-current function protects the converter from a shorted output by using the upper MOSFET's on-resistance,  $R_{DS(ON)}$ , to monitor the current. This method enhances the converter's efficiency and reduces cost by eliminating the need for a current-sensing resistor. The over-current function cycles the soft-start function in a hiccup mode to provide fault protection. A resistor ( $R_{OCSET}$ ) programs the over-current trip level (see Typical Application diagram). Immediately following POR, the FAN6520A initiates the Over-current Protection sampling and hold operation. First, the internal error amplifier is disabled. This allows an internal  $20\mu\text{A}$  current sink to develop a voltage across  $R_{OCSET}$ . The FAN6520A then samples this voltage at the COMP pin. This sampled voltage, which is referenced to the VCC pin, is held internally as the Over-current Set Point. When the voltage across the upper MOSFET, which is also referenced to the VCC pin, exceeds the Over-current Set Point, the over-current function initiates a soft-start sequence. Figure 3 shows the inductor current after a fault is introduced while running at 15A. The continuous fault causes the FAN6520A to go into a hiccup mode with a typical period of 25ms. The inductor current increases to 18A during the soft-start interval and causes an over-current trip. The converter dissipates very little power with this method. The measured input power for the conditions shown in Figure 3 is only 1.5W.




Figure 3. Over-Current Operation

The over-current function will trip at a peak inductor current ( $I_{PEAK}$ ) determined by:

$$I_{PEAK} = \frac{I_{OCSET} \times R_{OCSET}}{R_{DS(ON)}} \quad (1)$$

where  $I_{OCSET}$  is the internal OCSET current source ( $20\mu\text{A}$  typical). The OC trip point varies mainly due to the MOSFET's  $R_{DS(ON)}$  variations. To avoid over-current tripping in the normal operating load range, find the  $R_{OCSET}$  resistor from the equation above with:

1. The maximum  $R_{DS(ON)}$  at the highest junction temperature.
2. The minimum  $I_{OCSET}$  from the specification table.
3. Determine  $I_{PEAK}$  for  $I_{PEAK} > I_{OUT(MAX)} + \frac{\Delta I}{2}$ , where  $\Delta I$  is the output inductor ripple current.

For an equation for the ripple current see "Output Inductor ( $L_{out}$ )" under Component Selection.

Internal circuitry of the FAN6520A will not recognize a voltage drop across  $R_{OCSET}$  larger than 0.5V. Any voltage drop across  $R_{OCSET}$  that is greater than 0.5V will set the over-current trip point to:

$$I_{PEAK} = \frac{0.5V}{R_{DS(ON)}}$$

An overcurrent trip cycles the soft-start function.

### Soft-Start

The POR function initiates the soft-start sequence after the over-current set point has been sampled. Soft-start clamps the error amplifier output (COMP pin) and reference input (noninverting terminal of the error amp) to the internally generated soft-start voltage. Figure 4 shows a typical start up interval where the COMP/OCSET pin has been released from a grounded (system shutdown) state. Initially, the COMP/OCSET is used to sample the over-current setpoint by disabling the error amplifier and drawing  $20\mu\text{A}$  through  $R_{OCSET}$ . Once the over-current level has been sampled, the soft-start function is initiated. The clamp on the error amplifier (COMP/OCSET pin) initially controls the converter's output voltage during soft-start. The oscillator's triangular waveform is compared to the ramping error amplifier voltage. This generates SW pulses of increasing width that charge the output capacitor(s). When the internally generated soft-start voltage exceeds the feedback (FB pin) voltage, the output voltage is in regulation. This method provides a rapid and controlled output voltage rise. The entire startup sequence typically takes about 11ms.




Figure 4. Soft-Start Interval

The FAN6520A incorporates a MOSFET shoot-through protection method which allows a converter to both sink and source current. Care should be exercised when designing a converter with the FAN6520A when it is known that the converter may sink current.

When the converter is sinking current, it is behaving as a boost converter that is regulating its input voltage. This means that the converter is boosting current into the VCC rail, which supplies the bias voltage to the FAN6520A. If this current has nowhere to go—such as to other distributed loads on the VCC rail, through a voltage limiting protection device, or other methods—the capacitance on the VCC bus will absorb the current. This situation will allow the voltage level of the VCC rail to increase. If the voltage level of the rail is boosted to a level that exceeds the maximum voltage rating of the FAN6520A, then the IC will experience an irreversible failure and the converter will no longer be operational. Ensure that there is a path for the current to follow other than the capacitance on the rail to prevent this failure mode.

## Application Guidelines

### Layout Considerations

As in any high frequency switching converter, layout is very important. Switching current from one power device to another can generate voltage transients across the impedances of the interconnecting bond wires and circuit traces. Use wide, short-printed circuit traces to minimize these interconnecting impedances. The critical components should be located as close together as possible, using ground plane construction or single point grounding.




Figure 5. Printed Circuit Board Power and Ground Planes or Islands

Figure 5 shows the critical power components of the converter. To minimize the voltage overshoot, the interconnecting wires indicated by heavy lines should be part of a ground or power plane in a printed circuit board. The components shown in Figure 5 should be located as close together as possible. Please note that the capacitors  $C_{IN}$  and  $C_{OUT}$  may each represent numerous physical capacitors. Locate the FAN6520A within two inches of the Q1 and Q2 MOSFETs. The circuit traces for the MOSFETs' gate and source connections from the FAN6520A must be sized to handle up to 1A peak current.

Figure 5 shows the circuit traces that require additional layout consideration. Use single point and ground plane construction for the circuits shown. Minimize any leakage current paths on the COMP/OCSET pin and locate the resistor,  $R_{OSCET}$  close to the COMP/OCSET pin because the internal current source is only 20 $\mu$ A. Provide local VCC decoupling between VCC and GND pins. Locate the capacitor,  $C_{BOOT}$  as close as practical to the BOOT and PHASE pins. All components used for feedback compensation should be located as close to the IC as practical.





Figure 6. PC Board Small Signal Layout Guidelines

## Feedback Compensation

Figure 7 highlights the voltage-mode control loop for a synchronous-rectified buck converter. The output voltage ( $V_{OUT}$ ) is regulated to the reference voltage level. The error amplifier (Error Amp) output ( $V_{E/A}$ ) is compared with the oscillator (OSC) triangular wave to provide a pulse-width modulated (PWM) wave with an amplitude of  $V_{IN}$  at the SW node. The PWM wave is smoothed by the output LC filter ( $L_{OUT}$  and  $C_{OUT}$ ).



**Figure 7. Voltage Mode Buck Converter Compensation Design**

The modulator transfer function is the small-signal transfer function of  $V_{OUT}/V_{COMP}$ . This function is dominated by a DC Gain and the output filter ( $L_{OUT}$  and  $C_{OUT}$ ), with a double pole break frequency at  $F_{LC}$  and a zero at  $F_{ESR}$ . The DC Gain of the modulator is simply the input voltage ( $V_{IN}$ ) divided by the peak-to-peak oscillator voltage  $\Delta V_{OSC}$ .

The following equations define the modulator break frequencies as a function of the output LC filter:

$$F_{LC} = \frac{1}{2\pi\sqrt{L \times C}} \quad (15)$$

$$F_{ESR} = \frac{1}{2\pi \times ESR \times C} \quad (16)$$

1. The compensation network consists of the error amplifier (internal to the FAN6520A) and the impedance networks  $Z_{IN}$  and  $Z_{FB}$ . The goal of the compensation network is to provide a closed loop transfer function with the highest 0dB crossing frequency ( $F_{0dB}$ ) and adequate phase margin. Phase margin is the difference between the closed loop phase at  $F_{0dB}$  and 180 degrees. The equations below relate the compensation network's poles, zeros and gain to the components ( $R1$ ,  $R2$ ,  $R3$ ,  $C1$ ,  $C2$ , and  $C3$ ) in Figure 7.

$$F_{Z1} = \frac{1}{2\pi R_2 C_1} \quad (17)$$

$$F_{P1} = \frac{1}{2\pi R_2 \left( \frac{C_1 C_2}{C_1 + C_2} \right)} \quad (18)$$

$$F_{Z2} = \frac{1}{2\pi C_3 (R_1 + R_3)} \quad (19)$$

$$F_{P2} = \frac{1}{2\pi R_3 C_3} \quad (20)$$

Use the following steps to locate the poles and zeros of the compensation network:

2. Pick gain ( $R2/R1$ ) for the desired converter bandwidth.
3. Place 1<sup>st</sup> zero below the filter's double pole ( $\sim 75\% F_{LC}$ ).
4. Place 2<sup>nd</sup> zero at filter's double pole.
5. Place 1<sup>st</sup> pole at the ESR zero.
6. Place 2<sup>nd</sup> pole at half the switching frequency.
7. Check gain against the error amplifier's open-loop gain.
8. Estimate phase margin. Repeat if necessary.

Figure 8 shows an asymptotic plot of the DC-DC converter's gain vs. frequency. The actual Modulator Gain has a high Q factor of the output filter and is not shown in Figure 8. Using the above guidelines should give a Compensation Gain similar to the curve plotted.

The open loop error amplifier gain bounds the compensation gain. Check the compensation gain at  $F_{P2}$  with the capabilities of the error amplifier. The Closed Loop Gain is constructed on the graph of Figure 8 by adding the Modulator Gain (in dB) to the Compensation Gain (in dB). This is equivalent to multiplying the modulator transfer function by the compensation transfer function and plotting the gain.

The compensation gain uses external impedance networks  $Z_{FB}$  and  $Z_{IN}$  to provide a stable, high bandwidth (BW) overall loop. A stable control loop has a gain crossing with a  $-20\text{dB/decade}$  slope and a phase margin greater than  $45^\circ$ . Include worst case component variations when determining phase margin.






Figure 8. Asymptotic Bode Plot of Converter Gain

An output capacitor is required to filter the output and supply the load transient current. The filtering requirements are a function of the switching frequency and the ripple current. The load transient requirements are a function of the slew rate (di/dt) and the magnitude of the transient load current. These requirements are generally met with a mix of capacitors and careful layout.

## Component Selection

### Output Capacitors (C<sub>OUT</sub>)

Modern components and loads are capable of producing transient load rates above 1A/ns. High frequency capacitors initially supply the transient and slow the current load rate seen by the bulk capacitors. Effective Series Resistance (ESR) and voltage rating are typically the prime considerations for the bulk filter capacitors, rather than actual capacitance requirements. High-frequency decoupling capacitors should be placed as close to the power pins of the load as physically possible. Be careful not to add inductance in the circuit board wiring that could cancel the performance of these low inductance components. Consult with the load manufacturer on specific decoupling requirements. Use only specialized low-ESR capacitors intended for switching-regulator applications for the bulk capacitors. The bulk capacitor’s ESR will determine the output ripple voltage and the initial voltage drop after a high slew-rate transient. An aluminum electrolytic capacitor’s ESR value is related to the case size with lower ESR available in larger case sizes. However, the Equivalent Series Inductance (ESL) of these capacitors increases with case size and can reduce the usefulness of the capacitor to high slew-rate transient loading. Unfortunately, ESL is not a specified parameter. Work with your capacitor supplier and measure the capacitor’s impedance with frequency to select a suitable component. In most cases, multiple electrolytic capacitors of small case size perform better than a single large case capacitor.

### Output Inductor (L<sub>OUT</sub>)

The output inductor is selected to meet the output voltage ripple requirements and minimize the converter’s response time to the load transient. The inductor value determines the converter’s ripple current and the ripple voltage is a function of the ripple current. The ripple voltage (ΔV) and current (ΔI) are approximated by the following equations:

$$\Delta I = \frac{V_{IN} - V_{OUT}}{F_{SW} \times L} \quad \Delta V \approx ESR \times \Delta I \quad (1)$$

Increasing the inductance value reduces the ripple current and voltage. However, a large inductance value reduces the converter’s ability to quickly respond to a load transient. One of the parameters limiting the converter’s response to a load transient is the time required to change the inductor current. Given a sufficiently fast control loop design, the FAN6520A will provide either 0% or 100% duty cycle in response to a load transient. The response time is the time required to slew the inductor current from an initial current value to the transient current level. During this interval the difference between the inductor current and the transient current level must be supplied by the output capacitor. Minimizing the response time can minimize the output capacitance required.

Depending upon the whether there is a load application or a load removal, the response time to a load transient (I<sub>STEP</sub>) is different. The following equations give the approximate response time interval for application and removal of a transient load:

$$T_{RISE} = \frac{L \times I_{STEP}}{V_{IN} - V_{OUT}}$$

$$T_{FALL} = \frac{L \times I_{STEP}}{V_{OUT}}$$

where T<sub>RISE</sub> is the response time to the application of a positive I<sub>STEP</sub>, and T<sub>FALL</sub> is the response time to a load removal (negative I<sub>STEP</sub>). The worst case response time can be either at the application or removal of load. Be sure to check both of these equations at the minimum and maximum output levels for the worst case response time.

### Input Capacitor Selection

Use a mix of input bypass capacitors to control the voltage overshoot across the MOSFETs. Use small ceramic capacitors for high-frequency decoupling and bulk capacitors to supply the current needed each time Q1 turns on. Place the small ceramic capacitors physically close to the MOSFETs and between the drain of Q1 and the source of Q2. The important parameters for the bulk input capacitor are the voltage rating and the RMS current rating. For reliable operation, select the bulk capacitor with voltage and current ratings above the maximum input voltage and the largest

RMS current required by the circuit. The capacitor voltage rating should be at least 1.25 times greater than the maximum input voltage and a voltage rating of 1.5 times is a conservative guideline.

The RMS current rating requirement ( $I_{RMS}$ ) for the input capacitor of a buck regulator is:

$$I_{RMS} = I_L \sqrt{(D - D^2)} \quad (2)$$

where the converter duty cycle;  $D = \frac{V_{OUT}}{V_{IN}}$ . For a

through-hole design, several electrolytic capacitors may be needed. For surface-mount designs, solid tantalum capacitors can be used, but caution must be exercised with regard to the capacitor's surge current rating. The capacitors must be capable of handling the surge current at power-up. Some capacitor series available from reputable manufacturers are surge current tested.

### Bootstrap Circuit

The bootstrap circuit uses a charge storage capacitor ( $C_{BOOT}$ ) and the internal diode, as shown in Figure 1. Selection of these components should be done after the high-side MOSFET has been chosen. The required capacitance is determined using the following equation:

$$C_{BOOT} = \frac{Q_G}{\Delta V_{BOOT}} \quad (3)$$

where  $Q_G$  is the total gate charge of the high-side MOSFET, and  $\Delta V_{BOOT}$  is the voltage droop allowed on the high-side MOSFET drive. To prevent loss of gate drive, the bootstrap capacitance should be at least 50 times greater than the  $C_{ISS}$  of Q1.

### Thermal Considerations

Total device dissipation:

$$P_D = P_Q + P_{HDRV} + P_{LDRV} \quad (4)$$

where  $P_Q$  represents quiescent power dissipation:

$$P_Q = V_{CC} \times [4mA + 0.036 (F_{SW} - 100)] \quad (5)$$

where  $F_{SW}$  is switching frequency (in kHz).

$P_{HDRV}$  represents internal power dissipation of the upper FET driver.

$$P_{HDRV} = P_{H(R)} \times P_{H(F)} \quad (6)$$

Where  $P_{H(R)}$  and  $P_{H(F)}$  are internal dissipations for the rising and falling edges respectively:

$$P_{H(R)} = P_{Q1} \times \frac{R_{HUP}}{R_{HUP} + R_E + R_G} \quad (7)$$

$$P_{H(F)} = P_{Q1} \times \frac{R_{HDN}}{R_{HDN} + R_E + R_G} \quad (8)$$

where:

$$P_{Q1} = Q_{G1} \times V_{GS(Q1)} \times F_{SW} \quad (9)$$

Where  $Q_{G1}$  is total gate charge of Q1 for its applied  $V_{GS}$ .

As described in the equations above, the total power consumed in driving the gate is divided in proportion to the resistances in series with the MOSFET's internal gate node as shown in Figure 9.




Figure 9. Driver Dissipation Model

$R_G$  is the polysilicon gate resistance, internal to the FET.  $R_E$  is the external gate drive resistor implemented in many designs. Note that the introduction of  $R_E$  can reduce driver power dissipation, but excess  $R_E$  may cause errors in the “adaptive gate drive” circuitry. For more information please refer to Fairchild app note AN-6003, “Shoot-through” in Synchronous Buck Converters. (<http://www.fairchildsemi.com/an/AN/AN-6003.pdf>)

$P_{LDRV}$  is dissipation of the lower FET driver.

$$P_{LDRV} = P_{L(R)} \times P_{L(F)} \quad (10)$$

Where  $P_{H(R)}$  and  $P_{H(F)}$  are internal dissipations for the rising and falling edges, respectively:

$$P_{L(R)} = P_{Q2} \times \frac{R_{LUP}}{R_{LUP} + R_E + R_G} \quad (11)$$

$$P_{L(F)} = P_{Q2} \times \frac{R_{LDN}}{R_{LDN} + R_E + R_G} \quad (12)$$

where:

$$P_{Q2} = Q_{G2} \times V_{GS(Q2)} \times F_{SW} \quad (13)$$

### Power MOSFET Selection

For more information on MOSFET selection for synchronous buck regulators, refer to: *AN-6005: Synchronous Buck MOSFET Loss Calculations*.

This Fairchild app note is located at: <http://www.fairchildsemi.com/an/AN/AN-6005.pdf>

Losses in a MOSFET are the sum of its switching ( $P_{SW}$ ) and conduction ( $P_{COND}$ ) losses.

In typical applications, the FAN6520A converter's output voltage is low with respect to its input voltage, therefore the lower MOSFET (Q2) is conducting the full load current for most of the cycle. Therefore choose a MOSFET for Q2 which has low  $R_{DS(ON)}$  to minimize conduction losses.

In contrast, the high-side MOSFET (Q1) has a much shorter duty cycle, and its conduction loss will therefore have less of an impact. Q1, however, sees most of the switching losses, so Q1's primary selection criteria should be gate charge.

### High-Side Losses

Figure 10 shows a MOSFET's switching interval, with the upper graph being the voltage and current on the Drain to Source and the lower graph detailing  $V_{GS}$  vs. time with a constant current charging the gate. The x-axis, therefore, is also representative of gate charge ( $Q_G$ ).  $C_{ISS} = C_{GD} + C_{GS}$ , and it controls t1, t2, and t4 timing.  $C_{GD}$  receives the current from the gate driver during t3 (as  $V_{DS}$  is falling). The gate charge ( $Q_G$ ) parameters on the lower graph are either specified or can be derived from the MOSFET's datasheet.

Assuming switching losses are about the same for both the rising edge and falling edge, Q1's switching losses, occur during the shaded time when the MOSFET has voltage across it and current through it.

These losses are given by:

$$P_{UPPER} = P_{SW} + P_{COND}$$

$$P_{SW} = \left( \frac{V_{DS} \times I_L}{2} \times 2 \times t_s \right) F_{SW} \tag{14}$$

$$P_{COND} = \left( \frac{V_{OUT}}{V_{IN}} \right) \times I_{OUT}^2 \times R_{DS(ON)} \tag{15}$$

where:

$P_{UPPER}$  is the upper MOSFET's total losses, and  $P_{SW}$  and  $P_{COND}$  are the switching and conduction losses for a given MOSFET.  $R_{DS(ON)}$  is at the maximum junction temperature ( $T_J$ ).  $t_s$  is the switching period (rise or fall time) and is  $t_2+t_3$  (Figure 10).

The driver's impedance and  $C_{ISS}$  determine t2 while t3's period is controlled by the driver's impedance and  $Q_{GD}$ . Since most of  $t_s$  occurs when  $V_{GS} = V_{SP}$  we can use a constant current assumption for the driver to simplify the calculation of  $t_s$ :




Figure 10. Switching Losses and  $Q_G$




Figure 11. Drive Equivalent Circuit

$$t_s \approx \frac{Q_{G(SW)}}{I_{DRIVER}} \approx \frac{Q_{G(SW)}}{\left( \frac{V_{CC} - V_{SP}}{R_{DRIVER} + R_{GATE}} \right)} \tag{16}$$

Most MOSFET vendors specify  $Q_{GD}$  and  $Q_{GS}$ .  $Q_{G(SW)}$  can be determined as:  $Q_{G(SW)} = Q_{GD} + Q_{GS} - Q_{TH}$  where  $Q_{TH}$  is the gate charge required to get the MOSFET to its threshold ( $V_{TH}$ ). For the high-side MOSFET,  $V_{DS} = V_{IN}$ , which can be as high as 20V in a typical portable application. Care should also be taken to include the delivery of the MOSFET's gate power ( $P_{GATE}$ ) in calculating the power dissipation required for the FAN6520A:

$$P_{GATE} = Q_G \times V_{CC} \times F_{SW} \tag{17}$$

where  $Q_G$  is the total gate charge to reach  $V_{CC}$ .

### Low-Side Losses

Q2, however, switches on or off with its parallel shottky diode conducting, therefore  $V_{DS} \approx 0.5V$ . Since  $P_{SW}$  is proportional to  $V_{DS}$ , Q2's switching losses are negligible and we can select Q2 based on  $R_{DS(ON)}$  only.

Conduction losses for Q2 are given by:

$$P_{COND} = (1-D) \times I_{OUT}^2 \times R_{DS(ON)} \quad (18)$$

where  $R_{DS(ON)}$  is the  $R_{DS(ON)}$  of the MOSFET at the highest operating junction temperature and

$D = \frac{V_{OUT}}{V_{IN}}$  is the minimum duty cycle for the converter.

Since  $D_{MIN} < 20\%$  for portable computers,  $(1-D) \approx 1$  produces a conservative result, further simplifying the calculation.

The maximum power dissipation ( $P_{D(MAX)}$ ) is a function of the maximum allowable die temperature of the low-side MOSFET, the  $\theta_{J-A}$ , and the maximum allowable ambient temperature rise:

$$P_{D(MAX)} = \frac{T_{J(MAX)} - T_{A(MAX)}}{\theta_{J-A}} \quad (19)$$

$\theta_{J-A}$ , depends primarily on the amount of PCB area that can be devoted to heat sinking (see Fairchild app note AN-1029 for SO-8 MOSFET thermal information).

### Typical Application Circuit






Figure 12. 5V to 1.5V 15A DC-DC Converter




#### Evaluation Board Bill of Materials (1.5V, 15 Amps):

Ref Des	Description	Manufacturer	P/N	Qty
C1	100pF Capacitor, 603	Any	-	1
C2	0.01µF Capacitor, 603	Any	-	1
C3	Not Populated	-	-	0
C4	0.1µF Capacitor, 603	Any	-	1
C5A,C5B	1µF Capacitor, 805	Any	-	3
C6,C11	0.1µF Capacitor, 603	Any	-	2
C7	Not Populated Capacitor, 603	Any	-	0
C9-10,C12,C13	1500µF Capacitor, 6.3V	United Chemi-con	KZJ6.3VB152M10X12LL	4
D1	Diode, 30mA, 30V	Fairchild	MMSD4148	1
L1	1.2µH Inductor	InterTechnical	SC5015-1R2M	1
Q1,Q2	Mosfet	Fairchild	FDD6606	2
R1	2.2kΩ 1% Resistor, 603	Any	-	1
R2	30.1kΩ 1% Resistor, 603	Any	-	1
R3	Not Populated	-	-	0
R4	2.49kΩ Resistor, 603	Any	-	1
R5	11.8kΩ Resistor, 603	Any	-	1
R6	Not Populated Resistor, 603	Any	-	0
R7	0Ω Resistor, 603	Any	-	1
PB1	Pushbutton, miniature	Digikey	P8007S-ND	1
U1	Single Synchronous Buck PWM	Fairchild	FAN6520A	1
TP1,2,3,4	Test Points	KeyStone	1514-2	4

# Dimensional Outline Drawing



LAND PATTERN RECOMMENDATION



DETAIL A  
SCALE: 2:1

NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AA, ISSUE C, DATED MAY 1990.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS.
- D) STANDARD LEAD FINISH: 200 MICRONS / 5.08 MICRONS MIN. LEAD/TIN (SOLDER) ON COPPER.

## Ordering Information

Part Number	Temperature Range	Package	Packing
FAN6520AM	0°C to 70°C	SOIC-8	Rails
FAN6520AMX	0°C to 70°C	SOIC-8	Tape and Reel
FAN6520AIM	-40°C to 85°C	SOIC-8	Rails
FAN6520AIMX	-40°C to 85°C	SOIC-8	Tape and Reel

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.