August 1986 Revised May 2000 DM74S299 3-STATE 8-Bit Universal Shift/Storage Register

DM74S299 3-STATE 8-Bit Universal Shift/Storage Register

General Description

FAIRCHILD

SEMICONDUCTOR

This Schottky TTL eight-bit universal register features multiplexed inputs/outputs to achieve full eight bit data handling in a single 20-pin package. Two function-select inputs and two output-control inputs can be used to choose the modes of operation listed in the function table.


Synchronous parallel loading is accomplished by taking both function-select lines, S0 and S1, HIGH. This places the 3-STATE outputs in a high-impedance state, which permits data that is applied on the input/output lines to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. A direct overriding input is provided to clear the register whether the outputs are ENABLED or OFF.

Features

- Multiplexed inputs/outputs provide improved bit density
- Four modes of operation: Hold (Store) Shift Left
- Shift Right Load Data
- 3-STATE outputs drive bus lines directly
- Can be cascaded for N-bit word lengths
- Operates with outputs enabled or at high Z
 Guaranteed shift (clock) frequency 50 MHz
- Typical power dissipation 700 mW

Ordering Code:

Order Number	Package Number	Package Description
DM74S299N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide



DM74S299

Function Table Inputs Inputs/Outputs Outputs Mode Output Function A/QA B/QB C/QC D/QD E/QE F/QF G/QG H/QH QA' QH' Clear Select Control Clock Serial G1 G2 S1 S0 SL SR (Note 1) (Note 1) Clear L Х L L Х Х Х L L L L L L L L L L L Х Х Т L Х L L Х Т Т L L. L. 1 L Т L 1 Hold Н L L L L Х Х Х Q_{A0} Q_{B0} Q_{C0} Q_{D0} Q_{E0} Q_{F0} Q_{G0} Q_{H0} Q_{A0} Q_{H0} Х $\mathsf{Q}_{\mathsf{B}0}$ Q_{F0} Q_{H0} Н Х L L L Х Х Q_{A0} Q_{C0} Q_{D0} Q_{E0} Q_{G0} Q_{A0} Q_{H0} Shift Н L Н L L Х Н Q_{An} Q_{Bn} $Q_{Cn} \ Q_{Dn}$ Q_{En} Q_{Fn} H Q_{Gn} Н Q_{Gn} Right Q_{Fn} Q_{Gn} Q_{Gn} L î Х Н L н L L L $\mathsf{Q}_{\mathsf{An}} \hspace{0.1in} \mathsf{Q}_{\mathsf{Bn}} \hspace{0.1in} \mathsf{Q}_{\mathsf{Cn}} \hspace{0.1in} \mathsf{Q}_{\mathsf{Dn}} \hspace{0.1in} \mathsf{Q}_{\mathsf{En}}$ L Q_{Hn} Shift Н Н L Ι Н Х Q_{Bn} $\mathsf{Q}_{Cn} \hspace{0.1 cm} \mathsf{Q}_{Dn} \hspace{0.1 cm} \mathsf{Q}_{En} \hspace{0.1 cm} \mathsf{Q}_{Fn} \hspace{0.1 cm} \mathsf{Q}_{Gn}$ Н Н L Q_{Bn} Left ↑ н н Т L L Х Q_{Bn} Q_{Cn} Q_{Dn} Q_{En} Q_{Fn} Q_{Gn} Q_{Hn} 1 1 Q_{Bn} 1 Н Х Х Х Х Load Н Н а b С d е f g h а h

a...h = The level of the steady-state input at inputs A through H, respectively. These data are loaded into the flip-flops while the flip-flop outputs are isolated from the input/output terminals.


H = HIGH Level

L = LOW Logic Level X = Either LOW or HIGH Logic Level

 $Q_{A0}...Q_{H0}$ = The output logic level of Q_X before the indicated input conditions were established.

 $Q_{An}...Q_{Hn} =$ The output logic level before the active transition (1) of the clock input.

Note 1: When one or both output controls are HIGH the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected



Absolute Maximum Ratings(Note 2)

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

DM74S299

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage		2			V
V _{IL}	LOW Level Input Voltage				0.8	V
I _{OH}	HIGH Level Output Current (QA thru QH			-6.5		
	HIGH Level Output Current (QA', QH')			-0.5	mA	
I _{OL}	LOW Level Output Current (Q _A thru Q _H)			20	
	HIGH Level Output Current (QA', QH')			6	mA	
f _{CLK}	Clock Frequency (Note 3)		0	70	50	MHz
f _{CLK}	Clock Frequency (Note 4)		0	60	40	MHz
t _W	Pulse Width (Note 5)	Clock HIGH	10			
		Clock LOW	10			ns
		Clear LOW	10			
t _{SU}	Setup Time (Note 6)(Note 5)(Note 7)	Select	15↑			ns
		Data HIGH	7↑			
		Data LOW	5↑			
t _H	Hold Time (Note 5)(Note 7)		5↑			ns
t _{REL}	Clear Release Time (Note 5)		10↑			ns
T _A	Free Air Operating Temperature		0		70	°C

Note 4: $C_L = 50 \text{ pF}$, $R_L = 280\Omega$, $T_A = 25^{\circ}\text{C}$ and $V_{CC} = 5V$.

Note 5: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Note 6: The symbol (\uparrow) indicates the rising edge of the clock pulse is used for reference.

Note 7: Data includes the two serial inputs and the eight input/output data lines.

Electrical Characteristics

Symbol	Parameter	Conditions V _{CC} = Min, I _I = -18 mA		Min	Typ (Note 8)	Max -1.2	Units V	
VI	Input Clamp Voltage							
V _{OH}	HIGH Level	$V_{CC} = Min, I_{OH} = Max$	Q _A thru Q _H	2.4	3.2		V	
	Output Voltage	V _{IL} = Max, V _{IH} = Min	Q _{A'} , Q _{H'}	2.7	3.4		v	
V _{OL}	LOW Level	$V_{CC} = Min, I_{OL} = Max$				0.5	v	
	Output Voltage	$V_{IH} = Min, V_{IL} = Max$					v	
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA	
IIH	HIGH Level	V _{CC} = Max	A thru H,			100		
	Input Current	$V_{I} = 2.7V$	S0, S1				μΑ	
			Any Other			50		
IIL	LOW Level	V _{CC} = Max	Clock, Clear			-2	mA	
	Input Current	$V_{I} = 0.5V$	S0, S1			-0.5		
			Other			-0.25		
I _{OZH}	Off-State Output Current with	$V_{CC} = Max, V_O = 2.4V$						
	HIGH Level Output Voltage	$V_{IH} = Min, V_{IL} = Max$	Min, V _{IL} = Max			100	μΑ	
	Applied (Q _A thru Q _H)							
I _{OZL}	Off-State Output Current with	$V_{CC} = Max, V_O = 0.5V$						
	LOW Level Output Voltage	$V_{IH} = Min, V_{IL} = Max$				-250	μΑ	
	Applied (Q _A thru Q _H)							
I _{OS}	Short Circuit Output	V _{CC} = Max		-40		-100		
	Current (Q _A thru Q _H)	(Note 10)		-40		-100	mA	
	Short Circuit Output	V _{CC} = Max		-20		-100	mA	
	Current (Q _{A'} , Q _{H'})	(Note 10)		-20		-100		
I _{CC}	Supply Current	V _{CC} = Max			140	225	mA	

Note 8: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Note 9: All typicals are at $V_{CC}=5V,\,T_A=25^\circ C.$

Note 10: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics

at $V_{CC}=5V$ and $T_{A}\,{=}\,25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input) To (Output)	R _L = 280Ω (Note 12)				
			C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	1
f _{MAX}	Maximum Clock Frequency	(Note 13)	50		40		MHz
t _{PLH}	Propagation Delay Time	Clock to $Q_{A'}$ or $Q_{H'}$		20		22	ns
	LOW-to-HIGH Level Output (Note 12)					22	ns
t _{PHL} Prop	Propagation Delay Time	Clock to $Q_{A'}$ or $Q_{H'}$		20		23	ns
	HIGH-to-LOW Level Output (Note 12)			20			
t _{PLH}	Propagation Delay Time Clock to Q _A thru Q _H LOW-to-HIGH Level Output				21	ns	
					21		
t _{PHL}	Propagation Delay Time Clock to Q _A thru Q _H	Clock to Q _A thru Q _H				21	ns
	HIGH-to-LOW Level Output						
t _{PHL}	Propagation Delay Time	Clear to $Q_{A'}$ or $Q_{H'}$		21		24	ns
	HIGH-to-LOW Level Output (Note 12)						
t _{PHL}	Propagation Delay Time	Clear to Q _A thru Q _H				24	ns
	HIGH-to-LOW Level Output						
t _{PZH}	Output Enable Time to HIGH Level Output	$\overline{G}1, \overline{G}2$ to Q_A thru Q_H				18	ns
t _{PZL}	Output Enable Time to LOW Level Output	$\overline{G}1, \overline{G}2$ to Q_A thru Q_H				18	ns
t _{PHZ}	Output Disable Time to HIGH Level Output (Note 11)	$\overline{G}1, \overline{G}2$ to Q_A thru Q_H		12			ns
t _{PLZ}	Output Disable Time to LOW Level Output (Note 11)	$\overline{G1}$, $\overline{G2}$ to Q_A thru Q_H		12			ns

Note 11: $C_L = 5 \text{ pF}.$

Note 12: \textbf{R}_L = 1K Ω for delays measured to $\textbf{Q}_{A'}$ and $\textbf{Q}_{H'}.$

Note 13: For testing ${\rm f}_{\rm MAX}$ all outputs are loaded simultaneously.

