FAIRCHILD

SEMICONDUCTOR

74LVTH16835 Low Voltage 18-Bit Universal Bus Driver with 3-STATE Outputs (Preliminary)

General Description

The LVTH16835 consists of 18-bit universal bus drivers which combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, or clocked modes. Data flow from A to Y is controlled by the output-enable (\overline{OE}) input. This device operates in the transparent mode when the latch-enable (LE) input is HIGH. The A data is latched if the clock (CLK) input is held at a HIGH or LOW logic level. If LE is LOW, the A-bus data is stored in the latch/flip-flop on the LOW-to-HIGH transition of the CLK. When \overline{OE} is HIGH, the outputs are in the high-impedance state.

The LVTH16835 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

The bus driver is designed for low voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVTH16835 is fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.

Features

 \blacksquare Input and output interface capability to systems at 5V V_{CC}

May 2000

Revised May 2000

- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink –32 mA/+64 mA
- Latch-up performance exceeds 500 mA

Ordering Code:

Order Number	Package Number	Package Description
74LVTH16835MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
74LVTH16835MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Devices also suchable is	Trace and Deal Oracity	and the second

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

© 2000 Fairchild Semiconductor Corporation DS500102

74LVTH16835

Connection Diagram							
Connection D NC	1 56 2 55 3 54 4 53 5 52 6 51 7 50 8 49 9 48 10 47 11 46 12 45 13 44 14 43 15 42 16 41 17 40 18 39 19 38 20 37 21 36 22 35 23 34 24 33 25 32 26 31 27 30	$ \begin{array}{c} & \text{GND} \\ & \text$					
LE —	28 29	— GND					

Pin Descriptions


Pin Names	Description
A ₁ -A ₁₈	Data Register Inputs
A ₁ –A ₁₈ Y ₁ –Y ₁₈	3-STATE Outputs
CLK	Clock Pulse Input
OE	Output Enable Input
LE	Latch Enable Input

Truth Table

		Output			
	OE	LE	CLK	Α	Ý
	Н	Х	Х	Х	Z
	L	н	Х	L	L
	L	н	Х	н	н
	L	L	Ŷ	L	L
	L	L	Ŷ	н	н
	L	L	н	Х	Y ₀ (Note 1)
	L	L	L	Х	Y ₀ (Note 1) Y ₀ (Note 2)
X = Imma	Voltage Le terial to-LOW Cl		Z = Hig	W Volta gh Impe	ge Level dance

Note 1: Output level before the indicated steady-state input conditions were established, provided that CLK was HIGH before LE went LOW. Note 2: Output level before the indicated steady-state input conditions were established.

Logic Diagram



www.fairchildsemi.com

Symbol	Parameter	Value	Conditions	Units
V _{CC}	Supply Voltage	-0.5 to +4.6		V
VI	DC Input Voltage	-0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		-0.5 to +7.0	Output in HIGH or LOW State (Note 4)	V
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA
l ₀	DC Output Current	64	V _O > V _{CC} Output at HIGH State	mA
		128	V _O > V _{CC} Output at LOW State	mA
I _{CC}	DC Supply Current per Supply Pin	±64		mA
I _{GND}	DC Ground Current per Ground Pin	±128		mA
T _{STG}	Storage Temperature	-65 to +150		°C

Parameter	Min	Max	Units
Supply Voltage	2.7	3.6	V
Input Voltage	0	5.5	V
HIGH-Level Output Current		-32	mA
LOW-Level Output Current		64	mA
Free-Air Operating Temperature	-40	85	°C
Input Edge Rate, $V_{IN} = 0.8V-2.0V$, $V_{CC} = 3.0V$	0	10	ns/V
	Supply Voltage Input Voltage HIGH-Level Output Current LOW-Level Output Current Free-Air Operating Temperature	Supply Voltage 2.7 Input Voltage 0 HIGH-Level Output Current 0 LOW-Level Output Current -40	Supply Voltage2.73.6Input Voltage05.5HIGH-Level Output Current-32LOW-Level Output Current64Free-Air Operating Temperature-4085

Note 3: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 4: I_{O} Absolute Maximum Rating must be observed.

Symbol	Parameter		V _{CC}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
Symbol	Faialletei		(V)	Min	Max	Units	Conditions	
V _{IK}	Input Clamp Diode Voltage		2.7		-1.2	V	I _I = -18 mA	
V _{IH}	Input HIGH Voltage		2.7-3.6	2.0		V	$V_0 \le 0.1V$ or	
V _{IL}	Input LOW Voltage		2.7–3.6		0.8	v	$V_O \ge V_{CC} - 0.1V$	
V _{OH}	Output HIGH Voltage		2.7–3.6	V _{CC} - 0.2		V	I _{OH} = -100 μA	
			2.7	2.4		V	I _{OH} = -8 mA	
		-	3.0	2.0		V	I _{OH} = -32 mA	
V _{OL}	Output LOW Voltage		2.7		0.2	V	I _{OL} = 100 μA	
		-	2.7		0.5	V	I _{OL} = 24 mA	
		-	3.0		0.4	V	I _{OL} = 16 mA	
			3.0		0.5	V	I _{OL} = 32 mA	
		-	3.0		0.55	V	I _{OL} = 64 mA	
I _{I(HOLD)}	Bushold Input Minimum Drive		3.0	75		μΑ	$V_{I} = 0.8V$	
				-75		μΑ	$V_{l} = 2.0V$	
I _{I(OD)}	Bushold Input Over-Drive		3.0	500		μΑ	(Note 5)	
	Current to Change State			-500		μΑ	(Note 6)	
l _l	Input Current		3.6		10	μΑ	V _I = 5.5V	
	Co	ontrol Pins	3.6		±1	μΑ	$V_I = 0V \text{ or } V_{CC}$	
		Data Pins	3.6		-5	μΑ	$V_I = 0V$	
					1	μΑ	$V_I = V_{CC}$	
I _{OFF}	Power Off Leakage Current		0		±100	μΑ	$0V \le V_1 \text{ or } V_0 \le 5.5V$	
I _{PU/PD}	Power up/down 3-STATE		0–1.5V		±100	μA	V _O = 0.5V to 3.0V	
	Output Current		0-1.5 V		100	μΛ	$V_I = GND \text{ or } V_{CC}$	
I _{OZL}	3-STATE Output Leakage Curren	nt	3.6		-5	μΑ	V _O = 0.5V	
I _{OZH}	3-STATE Output Leakage Curren		3.6		5	μΑ	V _O = 3.0V	
I _{OZH} +	3-STATE Output Leakage Curren	nt	3.6		10	μΑ	$V_{CC} < V_O \le 5.5V$	
ICCH	Power Supply Current		3.6		0.19	mA	Outputs HIGH	
I _{CCL}	Power Supply Current		3.6		5	mA	Outputs LOW	
I _{CCZ}	Power Supply Current		3.6		0.19	mA	Outputs Disabled	
I _{CCZ} +	Power Supply Current		3.6		0.19	mA	$V_{CC} \le V_O \le 5.5V$,	
							Outputs Disabled	
ΔI_{CC}	Increase in Power Supply Currer	nt	3.6		0.2	mA	One Input at V _{CC} – 0.6V	
	(Note 7)						Other Inputs at V _{CC} or G	

Note 6: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 7: This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

Dynamic Switching Characteristics (Note 8)

Symbol	Parameter	V_{CC} $T_A = 25^{\circ}C$				Units	Conditions	
Symbol	Falameter	(V)	Min	Тур	Max	Units	$\textbf{C}_{\textbf{L}}=\textbf{50}~\textbf{pF},~\textbf{R}_{\textbf{L}}=\textbf{500}\Omega$	
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3		0.8		V	(Note 9)	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3		-0.8		V	(Note 9)	

Note 8: Characterized in SSOP package. Guaranteed parameter, but not tested.

Note 9: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

			$\textbf{T}_{\textbf{A}}=-\textbf{40}^{\circ}\textbf{C}$ to +85°C, $\textbf{C}_{\textbf{L}}=\textbf{50}~\textbf{pF},~\textbf{R}_{\textbf{L}}=\textbf{500}~\Omega$					
Symbol	Parameter			$.3\pm0.3V$	$V_{CC} = 2.7V$		Units	
		Min	Max	Min	Max			
f _{MAX}							MHz	
t _{PLH}	Propagation Delay	1.3	3.7	1.3	4.0	ns		
t _{PHL}	A to Y		1.3	3.7	1.3	4.0	115	
t _{PLH}	Propagation Delay	1.5	5.1	1.5	5.7			
t _{PHL}	LE to Y		1.5	5.1	1.5	5.7	ns	
t _{PLH}	Propagation Delay	1.5	5.1	1.5	5.7			
t _{PHL}	CLK to Y	1.5	5.1	1.5	5.7	ns		
t _{PZH}	Output Enable Time	1.3	4.6	1.3	5.5			
t _{PZL}		1.3	4.6	1.3	5.5	ns		
t _{PHZ}	Output Disable Time			5.8	1.7	6.3		
t _{PLZ}			1.7	5.8	1.7	6.3	ns	
t _S	Setup Time	A before CLK	2.1		2.4			
		A before LE, CLK HIGH	2.3		1.5		ns	
		A before LE, CLK LOW	1.5		0.5			
t _H	Hold Time	A after CLK	1.0		0.0			
		A after LE	0.8		0.8		ns	
t _W	Pulse Duration	LE HIGH	3.3		3.3			
		CLK HIGH or LOW	3.3		3.3		ns	
t _{OSLH}	Output to Output Skew	ł		1.0		1.0		
toshi	(Note 10)			1.0		1.0	ns	

specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).


Capacitance (Note 11)


Symbol	Parameter	Conditions	Typical	Units
CIN	Input Capacitance	$V_{CC} = 0V, V_I = 0V \text{ or } V_{CC}$	4	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.0V$, $V_{O} = 0V$ or V_{CC}	8	pF

Note 11: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.

www.fairchildsemi.com







7

Preliminary

www.fairchildsemi.com