March 1995 Revised June 2002

FAIRCHILD

SEMICONDUCTOR

74LCX16500 Low Voltage 18-Bit Universal Bus Transceivers with 5V Tolerant Inputs and Outputs

General Description

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in <u>each</u> direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs.

The LCX16500 is designed for low voltage (2.5V or 3.3V) V_{CC} applications with the capability of interfacing to a 5V signal environment.

The LCX16500 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power.

Features

- 5V tolerant inputs and outputs
- 2.3V–3.6V V_{CC} specifications provided
- 6.0 ns t_{PD} max (V_{CC} = 3.3V), 20 µA I_{CC} max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- \pm 24 mA output drive (V_{CC} = 3.0V)
- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:
 - Human body model > 2000V Machine model > 200V
- Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA)

Note 1: To ensure the high-impedance state during power up or down, $\overline{\text{OE}}$ should be tied to V_{CC} and OE tied to GND through a resistor; the minimum value or the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Description
74LCX16500G (Note 2)(Note 3)	BGA54A	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
74LCX16500MEA (Note 3)	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LCX16500MTD (Note 3)	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 2: Ordering code "G" indicates Trays.

Note 3: Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

© 2002 Fairchild Semiconductor Corporation DS012407

74LCX16500

Connection Diagrams

Pin Assignr	Pin Assignment for SSOP and TSSOP								
0EAB —	1 –	56	— GND						
LEAB —	2	55	- CLKAB						
A ₁ —	3	54	— В ₁						
GND —	4	53	— GND						
A ₂ —	5	52	— в ₂						
A ₃ —	6	51	— B ₃						
v _{cc} —	7	50	— v _{cc}						
Α4 —	8	49	— В ₄						
A ₅ —	9	48	— B ₅						
A ₆ —	10	47	— в ₆						
GND —	11	46	— GND						
A ₇ —	12	45	— в ₇						
A ₈ —	13	44	— В ₈						
A ₉ —	14	43	— Bg						
A ₁₀ —	15	42	— B ₁₀						
A ₁₁	16	41	— B ₁₁						
A ₁₂ —	17	40	— В _{1 2}						
GND —	18	39	— GND						
A ₁₃ —	19	38	— B _{1 3}						
A ₁₄ —	20	37	— B ₁₄						
A ₁₅ —	21	36	- B ₁₅						
v _{cc} —	22	35	-v _{cc}						
A ₁₆ —	23	34	— B ₁₆						
A ₁₇ —	24	33	— B ₁₇						
GND —	25	32	— GND						
A ₁₈ -	26	31	— B ₁₈						
OEBA —	27	30	- CLKBA						
LEBA —	28	29	— GND						

Pin Assignment for FBGA

M 000000 M 000000 O 000000 O 000000 O 000000
$\begin{array}{c c} \square & \bigcirc &$
□ 000000
000000
± 000000
- 000000

(Top Thru View)

Pin Descriptions

Pin Names	Description
A ₁ - A ₁₈	Data Register A Inputs/3-STATE Outputs
B ₁ - B ₁₈	Data Register B Inputs/3-STATE Outputs
CLKAB, CLKBA	Clock Pulse Inputs
LEAB, LEBA	Latch Enable Inputs
OEBA, OEBA	Output Enable Inputs

FBGA Pin Assignments

	1	2	3	4	5	6
Α	A ₂	A ₁	OEAB	GND	B ₁	B ₂
В	A ₄	A ₃	LEAB	CLKAB	B ₃	B ₄
С	A ₆	A ₅	V _{CC}	V _{CC}	В ₅	B ₆
D	A ₈	A ₇	GND	GND	B ₇	B ₈
E	A ₁₀	Ag	GND	GND	B ₉	B ₁₀
F	A ₁₂	A ₁₁	GND	GND	B ₁₁	B ₁₂
G	A ₁₄	A ₁₃	V _{CC}	V _{CC}	B ₁₃	B ₁₄
Н	A ₁₆	A ₁₅	OEBA	CLKBA	B ₁₅	B ₁₆
J	A ₁₇	A ₁₈	LEBA	GND	B ₁₈	B ₁₇

Truth Table (Note 4)

	Inpu	uts		Output
OEAB	LEAB	CLKAB	An	Bn
L	Х	Х	Х	Z
н	н	Х	L	L
н	н	Х	н	н
н	L	\downarrow	L	L
н	L	\downarrow	н	н
н	L	н	Х	B ₀ (Note 5)
Н	L	L	Х	B ₀ (Note 6)


Note 4: A-to-B data flow is shown: B-to-A flow is similar but uses $\overrightarrow{\text{OEBA}}$, LEBA, and $\overrightarrow{\text{CLKBA}}$.

Note 5: Output level before the indicated steady-state input conditions were established.

Note 6: Output level before the indicated steady-state input conditions were established, provided that $\overline{\text{CLKAB}}$ was LOW before LEAB went LOW.

Functional Description

For A-to-B data flow, the LCX16500 operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the HIGH-to-LOW transition of CLKAB. Output-enable OEAB is active-HIGH. When OEAB is HIGH, the outputs are active. When OEAB is LOW, the outputs are in the high impedance state.



74LCX16500

Absolute Maximum Ratings(Note 7)

Symbol	Parameter	Value	Conditions	Units
V _{CC}	Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		–0.5 to $V_{CC}^{} + 0.5$	Output in HIGH or LOW State (Note 8)	v
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA
		+50	V _O > V _{CC}	ША
lo	DC Output Source/Sink Current	±50		mA
I _{CC}	DC Supply Current per Supply Pin	±100		mA
I _{GND}	DC Ground Current per Ground Pin	±100		mA
T _{STG}	Storage Temperature	-65 to +150		°C

Recommended Operating Conditions

Symbol	Parameter		Min	Max	Units	
V _{CC}	Supply Voltage	2.0	3.6	V		
		Data Retention	1.5	3.6	v	
VI	Input Voltage		0	5.5	V	
Vo	Output Voltage	HIGH or LOW State	0	V _{CC}	V	
		3-STATE	0	5.5	v	
I _{OH} /I _{OL}	Output Current	$V_{CC} = 3.0V - 3.6V$		±24		
		$V_{CC} = 2.7V - 3.0V$		±12	mA	
		$V_{CC} = 2.3V - 2.7V$		±8		
T _A	Free-Air Operating Temperature		-40	85	°C	
$\Delta t / \Delta V$	Input Edge Rate, $V_{IN} = 0.8V-2.0V$, $V_{CC} = 3.0V$		0	10	ns/V	

Note 7: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 8: I_O Absolute Maximum Rating must be observed.

Note 9: Unused (inputs or I/O's) must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{cc}	$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units
Symbol	Farameter	Conditions	(V)	Min	Max	Units
/ _{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 - 3.6	2.0		v
/ _{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 - 3.6		0.8	v
/он	HIGH Level Output Voltage	I _{OH} = -100 μA	2.3 - 3.6	V _{CC} - 0.2		
		I _{OH} = -8 mA	2.3	1.8		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		I _{OH} = -18 mA	3.0	2.4		1
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
/ _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.3 - 3.6		0.2	
		I _{OL} = 8 mA	2.3		0.6	
		I _{OL} = 12 mA	2.7		0.4	V
		I _{OL} = 16 mA	3.0		0.4	
		I _{OL} = 24 mA	3.0		0.55	
I	Input Leakage Current	$0 \le V_I \le 5.5V$	2.3 - 3.6		±5.0	μΑ
OZ	3-STATE I/O Leakage	$0 \le V_O \le 5.5V$	2.3 – 3.6		±5.0	
		$V_I = V_{IH} \text{ or } V_{IL}$	2.3 - 3.0		±0.0	μA
OFF	Power-Off Leakage Current	$V_1 \text{ or } V_0 = 5.5 V$	0		10	μA

DC Electrical Characteristics (Continued)

Parameter	Conditions	V _{cc}	T _A = -40°0	Units	
	Conditions	(V)	Min	Max	Units
Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 - 3.6		20	μA
	$3.6V \leq V_{I}, \ V_{O} \leq 5.5V$ (Note 10)	2.3 - 3.6		±20	μΑ
Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 - 3.6		500	μΑ
		Quiescent Supply Current $V_1 = V_{CC}$ or GND $3.6V \le V_1, V_0 \le 5.5V$ (Note 10)	ParameterConditions(V)Quiescent Supply Current $V_1 = V_{CC}$ or GND $2.3 - 3.6$ $3.6V \le V_1, V_0 \le 5.5V$ (Note 10) $2.3 - 3.6$	ParameterConditionsImage: ConditionsQuiescent Supply Current $V_1 = V_{CC}$ or GND $2.3 - 3.6$ $3.6V \le V_1$, $V_0 \le 5.5V$ (Note 10) $2.3 - 3.6$	Parameter Conditions (V) Min Max Quiescent Supply Current V ₁ = V _{CC} or GND 2.3 - 3.6 20 3.6V ≤ V ₁ , V ₀ ≤ 5.5V (Note 10) 2.3 - 3.6 ±20

74LCX16500

Note 10: Outputs disabled or 3-STATE only.

AC Electrical Characteristics

			TA	= −40°C to +	85°C, R _L = 50	Ω 00		
Cumbal	Parameter	$V_{CC}=3.3V\pm0.3V$		V _{CC} = 2.7V		$V_{CC}=\textbf{2.5V}\pm\textbf{0.2V}$		Units
Symbol	Faranielei	C _L =	C _L = 50 pF		C _L = 50 pF		30 pF	Units
		Min	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	170						MHz
t _{PHL}	Propagation Delay	1.5	6.0	1.5	7.0	1.5	7.2	ns
t _{PLH}	Bus to Bus	1.5	6.0	1.5	7.0	1.5	7.2	115
t _{PHL}	Propagation Delay	1.5	6.7	1.5	8.0	1.5	8.4	20
t _{PLH}	Clock to Bus	1.5	6.7	1.5	8.0	1.5	8.4	ns
t _{PHL}	Propagation Delay	1.5	7.0	1.5	8.0	1.5	8.4	
t _{PLH}	LE to Bus	1.5	7.0	1.5	8.0	1.5	8.4	ns
t _{PZL}	Output Enable Time	1.5	7.2	1.5	8.2	1.5	9.4	ns
t _{PZH}		1.5	7.2	1.5	8.2	1.5	9.4	115
t _{PLZ}	Output Disable Time	1.5	7.0	1.5	8.0	1.5	8.4	ns
t _{PHZ}		1.5	7.0	1.5	8.0	1.5	8.4	115
ts	Setup Time	2.5		2.5		3.0		ns
t _H	Hold Time	1.5		1.5		2.0		ns
t _W	Pulse Width	3.0		3.0		3.5		ns
toshl	Output to Output Skew		1.0		1	1		ns
t _{OSLH}	(Note 11)		1.0					115

specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}), or LOW-to-HIGH (t_{OSLH}).

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{cc}	$T_A = 25^{\circ}C$	Units
Gymbol	T arameter	Conditions	(V)	Typical	Onita
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	V
		$C_L = 30 \text{ pF}, \text{ V}_{IH} = 2.5 \text{V}, \text{ V}_{IL} = 0 \text{V}$	2.5	0.6	v
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_{L} = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L = 30 \text{ pF}, \text{ V}_{IH} = 2.5 \text{ V}, \text{ V}_{IL} = 0 \text{ V}$	2.5	-0.6	v

Capacitance

Symbol	Parameter	Conditions	Typical	Units
CIN	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C _{I/O}	Input/Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC} , f = 10 MHz	20	pF

