

BUF07703 BUF06703 BUF05703

# **MULTI-CHANNEL LCD GAMMA CORRECTION BUFFER**

#### **FEATURES**

• Gamma Correction Channels: 6, 4

Integrated V<sub>COM</sub> Buffer

Excellent Output Current Drive:

- Gamma Channels: > 10mA

- V<sub>COM</sub>: > 100mA typ

Large Capacitive Load Drive Capability

• Rail-to-Rail Output

PowerPAD Package: BUF07703
 Low-Power/Channel: < 250μA</li>
 Wide Supply Range: 4.5V to 16V

Specified for 0°C to 85°C

High ESD Rating: 4kV HBM, 1.5kV CDM

### **APPLICATIONS**

LCD Flat Panel Displays

LCD Television Displays

MODEL	GAMMA CHANNELS	VCOM CHANNELS
BUF07703	-07703 6	
BUF06703	JF06703 6	
BUF05703	4	1

#### **RELATED PRODUCTS**

MODEL	GAMMA CHANNELS	VCOM CHANNELS
BUF11702	10	1
BUF04701	4	_
TLV2374	4	_

#### DESCRIPTION

The BUFxx703 are a series of multi-channel buffers targeted towards gamma correction in high-resolution liquid crystal display (LCD) panels. The number of gamma correction channels required depends on a variety of factors and differs greatly from design to design. Therefore, various channel options are offered. For additional space and cost savings, a V<sub>COM</sub> channel with higher current drive capability is integrated in the BUF07703 and BUF05703.

A flow through pin out has been adopted to allow simple PCB routing and maintain the cost effectiveness of this solution. All inputs and outputs of the BUFxx703 incorporate internal ESD protection circuits that prevent functional failures at voltages up to 4kV HBM and 1.5kV CDM.

The various buffers within the BUFxx703 are carefully matched to the voltage I/O requirements for the gamma correction application. Each buffer is capable of driving heavy capacitive loads and offers fast load current switching. The V<sub>COM</sub> channel has increased output drive of > 100mA and can handle even larger capacitive loads.


The BUF07703 is available in the HTSSOP PowerPAD™ package for dramatically increased power dissipation capability. The BUF06703 and BUF05703 are available in standard TSSOP-16 and TSSOP-14 packages.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.









This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

PARAMETERS	BUFXX703	UNIT
Supply, V <sub>DD</sub> (2)	16.5	V
Input Voltage Range, V <sub>I</sub>	$V_{DD}$	V
Continuous Total Power Dissipation	See Dissipation F	ating Table
Operating Free–Air Temperature Range, T <sub>A</sub>	0 to +85	°C
Maximum Junction Temperature, T <sub>J</sub>	150	°C
Storage Temperature Range, TSTG	-65 to 150	°C
Lead Temperature 1.6mm (1/16 inch) from Case for 10s	260	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### ORDERING INFORMATION

PRODUCT	PACKAGE-LEAD	ACKAGE-LEAD  PACKAGE DESIGNATOR(1)  SPECIFIED TEMPERATURE RANGE NUMBER			TRANSPORT MEDIA, QUANTITY
DIJE07700	LITECOD 00	DWD	000 +0500	BUF07703PWP	Tube, 70
BUF07703	HTSSOP-20	PWP	0°C to +85°C	BUF07703PWPR	Reels, 2000
DI IEOGZOO	T000D 40	DW	000 1 0500	BUF06703PW	Tube, 90
BUF06703	TSSOP-16 PW	0°C to +85°C	BUF06703PWR	Reels, 2000	
DUESTOS			000 / 0500	BUF05703PW	Tube. 90
BUF05703	TSSOP-14	PW	0°C to +85°C	BUF05703PWR	Reels, 2000

<sup>(1)</sup> For the most current specification and package information, refer to our web site at www.ti.com.

#### **DISSIPATION RATING TABLE**

PACKAGE TYPE	PACKAGE DESIGNATOR	θJC	θJA ( C/W)	T <sub>A</sub> ≤ 25°C POWER RATING
TSSOP-20 PowerPAD	PWP (20)	1.40(1)	32.63(1)	3.83W(1)
TSSOP-16	PW (16)	_	108	1.15W
TSSOP-14	PW (14)	_	112	1.11W

<sup>(1)</sup> Thermal specifications assume 2oz trace and copper pad with solder.

#### RECOMMENDED OPERATING CONDITIONS


		MIN	NOM MAX	UNI T
Supply Voltage, V <sub>DD</sub>		4.5	16	V
Operating Free-Air Temperature, TA		0	+85	°C
Location Temporaries	TSSOP-20 PowerPAD		+125	°C
Junction Temperature	TSSOP-16, 14		+150	°C

<sup>(2)</sup> All voltage values are with respect to GND.

**BUF07703** 



# **EQUIVALENT SCHEMATICS OF INPUTS AND OUTPUTS**



#### **ELECTRICAL CHARACTERISTICS**

	PARAME	TER	TEST CONDITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
				25°C		1.5	12	
VIO	Input offset voltage		$V_I = V_{DD}/2$ , $R_S = 50 \Omega$	Full Range(1)			15	mV
				25°C		1		
I <sub>IB</sub>	Input bias current		$V_I = V_{DD}/2$	Full Range(1)		200		pA
				25°C	62	80		
ksvr	Supply voltage re	jection ratio (ΔV <sub>DD</sub> /ΔV <sub>IO</sub> )	V <sub>DD</sub> = 4.5V to 16V	Full Range(1)	60			dB
	Buffer gain		V <sub>I</sub> = 5V	25°C		0.9995		V/V
BW_3dB	3dB Bandwidth	Gamma Buffers VCOM Buffer	$C_L = 100 pF, R_L = 2k\Omega$	25°C	0.8 0.7			MHz
SR	Slew Rate	Gamma Buffers VCOM Buffer	$C_L = 100 pF, R_L = 2k\Omega$ $V_{IN} = 2V \text{ to } 8V$	25°C	1 0.7			V/μs
	Transient Load Re	nsient Load Regulation $I_O = 0$ to $\pm 5$ mA $V_O = 5$ V $C_L = 100$ pF t $_T = 0.1$ µs		25°C		900		mV
	Transient Load Ro	esponse	See Figure 2	25°C		160		mV
t <sub>S</sub> (I-sink)	Settling Time-Cu	rrent	$I_O = 0$ to $-5$ mA $V_O = 5$ V $C_L = 100$ pF $R_L = 2$ k $\Omega$	Full Range(1)		1		μs
t <sub>S</sub> (I-src)	Settling Time-Cu	rrent	$I_O = 0$ to +5mA $V_O = 5V$ $C_L = 100$ pF $R_L = 2$ k $\Omega$	Full Range(1)		2		μs
to	Settling Time—		V <sub>I</sub> = 4.5V to 5.5V 0.1% V <sub>I</sub> = 5.5V to 4.5V 0.1%	25°C		6 4.6		μs
ts	Voltage	V <sub>COM</sub> Buffer	V <sub>I</sub> = 4.5V to 5.5V 0.1% V <sub>I</sub> = 5.5V to 4.5V 0.1%	25-0		5.8 5.6		μs
V <sub>n</sub>	Noise Voltage Gamma Buffers VCOM Buffer		$V_I = 5V f = 1kHz$	25°C		45 40	·	nv/√Hz
	Crosstalk		$V_{IP-P} = 6V, f = 1kHz$	25°C		85		dB

<sup>(1)</sup> Full Range is 0°C to +85°C.



# **ELECTRICAL CHARACTERISTICS: BUF07703**

PARAMETER		TER	TEST CONDITIONS		T <sub>A</sub> (1)	MIN	TYP	MAX	UNIT				
Inn	Supply Current	ALL	$V_O = V_{DD}/2$ ,	$V_I = V_{DD}/2$	25°C		1.7	2	mA				
DD	очрріу очітепі	ALL	$V_{DD} = 10V$		Full Range		-	3	mA				
		Buffers 1–3				1		$V_{DD}$					
Common N	Node Input Range	Buffers 4–6				0		V <sub>DD</sub> -1	V				
		V <sub>COM</sub> Buffer				1		$V_{DD}$					
		V <sub>COM</sub> buffer sinking	$V_{DD} = 10V$ ,		25°C		1	1.2					
		VCOM paner animing	$I_O = 1$ mA to 3	0mA	Full Range			2.5					
		V <sub>COM</sub> buffer sourcing	$V_{DD} = 10V$ ,		25°C		1	1.2					
	Load regulation	*COM paner coarsing	$I_O = -1$ mA to	–30mA	Full Range			2.5	mV/mA				
	_0aa	Buffers 1–6 sinking	$V_{DD} = 10V$ ,		25°C		0.85	1	,				
İ		Danielo i o emining	$I_O = 1$ mA to 1	0mA	Full Range			1.5					
		Buffers 1–6 sourcing	$V_{DD} = 10V$ ,		25°C		0.85	1					
	1		$I_O = -1$ mA to	–10mA	Full Range			1.5					
Vocus	High-level saturated output	Buffer 1	V <sub>DD</sub> = 16V,	$I_O = -5mA$ ,	25°C	15.85	15.9		V				
VOSH1	voltage	Duller	V <sub>I</sub> = 16V	_	Full range	15.8			, v				
V	Low-level	Duffer C	Vnn = 16V.	$I_{\Omega} = 5mA$	25°C		0.1	0.15	.,,				
Vosl6	saturated output voltage	Buffer 6	$V_{DD} = 16V, V_{I} = 0V$	.0,	Full range			0.2	V				
		5 " 4	VDD = 10V	$I_{O} = -10 \text{mA},$	25°C	9.75	9.8		.,				
V <sub>OH1</sub>		Buffer 1	$V_{DD} = 10V, V_{I} = 9.8V$	.0	Full range	9.7			V				
		D. # - = 0/0	V <sub>DD</sub> = 10V,	$I_{O} = -10 \text{mA},$	25°C	9.45	9.5		V				
VOH2/3		Buffer 2/3	VI = 9.5V	0 ,	Full range	9.4			V				
V	High-level output	Buffer 4/5	V <sub>DD</sub> = 10V,	I <sub>O</sub> = -10mA,	25°C	7.95	8		V				
VOH4/5	voltage	Bullet 4/5	VI = 8V		Full range	7.9			v				
Vous		Buffer 6	V <sub>DD</sub> = 10V,	$I_{O} = -10 \text{mA},$	25°C	7.95	8		V				
VOH6		Duller 0	VI = 8V		Full range	7.9			v				
Vонсом		V <sub>COM</sub> Buffer	$V_{DD} = 10 \text{ V},$	$I_{O} = -30 \text{mA},$	25°C	7.95	8		V				
VOHCOIVI		ACOM panel	VI = 8V		Full range	7.9			v				
V <sub>OL1</sub>		Buffer 1	$V_{DD} = 10V$ ,	$I_O = 10 \text{mA},$	25°C		2	2.05	V				
VOLI		Buildi 1	V <sub>I</sub> = 2 V		Full range			2.1	·				
V <sub>OL2/3</sub>		Buffer 2/3	$V_{DD} = 10V$ ,	$I_O = 10mA$ ,	25°C		2	2.05	V				
VOL2/3		Buildi 2/0	V <sub>I</sub> = 2 V		Full range			2.1	·				
V <sub>OL4/5</sub>	Low-level output	Buffer 4/5	$V_{DD} = 10V$	$I_O = 10 \text{mA},$	25°C		0.5	0.55	V				
- OL4/5	voltage		V <sub>I</sub> = 0.5 V		Full range			0.6					
V <sub>OL6</sub>		Buffer 6	$V_{DD} = 10V$ ,	$I_O = 10mA$ ,	25°C		0.2	0.25	V				
· OL0			V <sub>I</sub> = 0.2 V	V <sub>I</sub> = 0.2 V	V <sub>I</sub> = 0.2 V	$V_{1} = 0.2 \text{ V}$	V <sub>I</sub> = 0.2 V		Full range			0.3	
VOLCOM	Voor Ruffer		$V_{COM}$ Buffer $V_{DD} = 10V$ , $I_{O} = 10V$	$I_O = 30 \text{mA},$	25°C		2	2.05	V				
* OLCOM		*COIVI Dalloi	V <sub>I</sub> = 2V		Full range			2.1	,				

<sup>(1)</sup> Full Range is 0°C to +85°C.

**BUF07703** 



# **ELECTRICAL CHARACTERISTICS: BUF06703**

	PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT
laa.	Supply Current	ALL	$V_O = V_{DD}/2$ , $V_I = V_{DD}/2$		25°C		1.7	2	mA
lDD	Supply Current	ALL	$V_{DD} = 10V$		Full Range			3	mA
_		Buffers 1–3				1		$V_{DD}$	\ ,,
Common	Mode Input Range	Buffers 4–6			25°C	0		V <sub>DD</sub> -1	V
		Duffers 4 Cainlines	$V_{DD} = 10V$		25°C		0.85	1	
	l and regulation	Buffers 1–6 sinking	$I_O = 1$ mA to 1	0mA	Full Range			1.5	mV/mA
	Load regulation	Pufforo 1 6 courcing	V <sub>DD</sub> = 10V,		25°C		0.85	1	mv/mA
		Buffers 1–6 sourcing	$I_O = -1$ mA to	–10mA	Full Range			1.5	
V00	High-level	Buffer 1	V <sub>DD</sub> = 16V,	$I_{O} = -5mA$	25°C	15.85	15.9		V
Vosh1	saturated output voltage	buller i	V <sub>I</sub> = 16V			15.8			V
	Low-level	D	V <sub>DD</sub> = 16V,	$I_{\Omega} = 5mA$	25°C		0.1	0.15	V
Vosl6	saturated output voltage	Buffer 6	V <sub>I</sub> = 0V		Full range			0.2	V
	Buffer 1	VDD = 10V.	$I_{O} = -10 \text{mA},$	25°C	9.75	9.8		V	
V <sub>OH1</sub>		Buffer 1	$V_{DD} = 10V, I_{O} = 10V$	,	Full range	9.7			V
V0110/0		Buffer 2/3	V <sub>DD</sub> = 10V,	$I_{O} = -10 \text{mA},$	25°C	9.45	9.5		V
VOH2/3	High-level output	Dullel 2/3	V <sub>I</sub> = 9.5V		Full range	9.4			V
V <sub>OH4/5</sub>	voltage	voltage Buffer 4/5	$V_{DD} = 10V$	$I_{O} = -10 \text{mA},$	25°C	7.95	8		V
*UH4/5		Ballot 1/0	VI = 8V		Full range	7.9			,
VOH6		Buffer 6	$V_{DD} = 10V$	$I_{O} = -10 \text{mA},$	25°C	7.95	8		V
.0110		24	VI = 8V		Full range	7.9			·
V <sub>OL1</sub>		Buffer 1	$V_{DD} = 10V$	$I_O = 10mA$ ,	25°C		2	2.05	V
·OLI			V <sub>I</sub> = 2 V		Full range			2.1	
V <sub>OL2/3</sub>		Buffer 2/3	$V_{DD} = 10V$	$I_O = 10mA$ ,	25°C		2	2.05	V
OLZ/0	Low-level output		V <sub>I</sub> = 2 V		Full range			2.1	
V <sub>OL4/5</sub>	voltage	Buffer 4/5	$V_{DD} = 10V, V_{I} = 0.5 V$	$I_O = 10mA$ ,	25°C		0.5	0.55	V
			<u> </u>		Full range		0.0	0.6	-
V <sub>OL6</sub>		Buffer 6	$V_{DD} = 10V, V_{I} = 0.2 V$	$I_O = 10mA$ ,	25°C Full range		0.2	0.25	V
			71 = 0.2 4	VI = 0.2 V				0.3	

<sup>(1)</sup> Full Range is 0°C to +85°C.



# **ELECTRICAL CHARACTERISTICS: BUF05703**


	PARAMETER		TEST CONDITIONS		T <sub>A</sub> (1)	MIN	TYP	MAX	UNIT
Inn	Supply Current	ALL	$V_O = V_{DD}/2$	V <sub>I</sub> = V <sub>DD</sub> /2	25°C		1.7	2	mA
DD	очрріу очітепі	ALL	$V_{DD} = 10V$		Full Range			3	mA
		Buffers 1–2				1		$V_{DD}$	
Common N	Node Input Range	Buffers 3–4				0		V <sub>DD</sub> -1	V
		V <sub>COM</sub> Buffer				1		$V_{DD}$	
		V <sub>COM</sub> buffer sinking	$V_{DD} = 10V$ ,		25°C		1	1.2	
İ		VCOM paner sinking	$I_O = 1mA \text{ to } 3$	0mA	Full Range			2.5	
		V <sub>COM</sub> buffer sourcing	$V_{DD} = 10V$ ,		25°C		1	1.2	
	Load regulation	*COM paner coarsing	$I_O = -1$ mA to	–30mA	Full Range			2.5	mV/mA
İ	Load Togulation	Buffers 1–4 sinking	$V_{DD} = 10V$ ,		25°C		0.85	1	
		Danielo I Telinking	I <sub>O</sub> = 1mA to 1	0mA	Full Range			1.5	
		Buffers 1–4 sourcing	$V_{DD} = 10V$ ,		25°C		0.85	1	
	T		$I_O = -1$ mA to	–10mA	Full Range			1.5	
Vocus	High-level saturated output	Buffer 1	V <sub>DD</sub> = 16V,	$I_O = -5mA$ ,	25°C	15.85	15.9		V
VOSH1	voltage	Dullel 1	VI = 0V	_	Full range	15.8			, v
	Low-level	Duffer 4	VDD = 16V.	IO = 5mA,	25°C		0.1	0.15	
Vosl4	saturated output voltage	Buffer 4	V <sub>DD</sub> = 16V, V <sub>I</sub> = 16V	.,	Full range			0.2	V
		5 " 4	VDD = 10V	$I_{O} = -10 \text{mA},$	25°C	9.75	9.8		.,
V <sub>OH1</sub>		Buffer 1	$V_{DD} = 10V, V_{I} = 9.8V$	10 = 10.124,	Full range	9.7			V
M		Duffer 0	V <sub>DD</sub> = 10V,	$I_{O} = -10 \text{mA},$	25°C	9.45	9.5		V
V <sub>OH2</sub>		Buffer 2	VI = 9.5V	,	Full range	9.4			V
V	High-level output	Buffer 3	V <sub>DD</sub> = 10V,	I <sub>O</sub> = -10mA,	25°C	7.95	8		V
VOH3	voltage	buller 3	VI = 8V		Full range	7.9			v
Vous		Buffer 4	V <sub>DD</sub> = 10V,	$I_{O} = -10 \text{mA},$	25°C	7.95	8		V
VOH4		Dullel 4	VI = 8V		Full range	7.9			v
Vонсом		V <sub>COM</sub> Buffer	$V_{DD} = 10 \text{ V},$	$I_{O} = -30 \text{mA},$	25°C	7.95	8		V
VOHCOIVI		ACOM panel	VI = 8V		Full range	7.9			v
V <sub>OL1</sub>		Buffer 1	$V_{DD} = 10V$ ,	$I_O = 10mA$ ,	25°C		2	2.05	V
VOLI		Buildi 1	V <sub>I</sub> = 2 V		Full range			2.1	·
V <sub>OL2</sub>		Buffer 2	$V_{DD} = 10V$ ,	$I_O = 10 \text{mA},$	25°C		2	2.05	V
VOL2		Buildi Z	V <sub>I</sub> = 2 V		Full range			2.1	·
V <sub>OL3</sub>	Low-level output	Buffer 3	$V_{DD} = 10V$ ,	$I_O = 10mA$ ,	25°C		0.5	0.55	V
· OL3	voltage		V <sub>I</sub> = 0.5 V		Full range			0.6	
V <sub>OL4</sub>		Buffer 4	$V_{DD} = 10V$ ,	$I_O = 10mA$ ,	25°C		0.2	0.25	V
· UL4		V <sub>I</sub> = 0.2 V			Full range			0.3	
VOLCOM	V <sub>COM</sub> Buffer		$V_{DD} = 10V$	$I_O = 30mA$ ,	25°C		2	2.05	V
- OLCOM		*COIVI Dalloi	V <sub>I</sub> = 2V		Full range			2.1	, , , , , , , , , , , , , , , , , , ,

<sup>(1)</sup> Full Range is 0°C to +85°C.


**BUF07703** 




#### **BUF07703 Pin Configuration and Landing Pattern**



#### **BUF06703 Pin Configuration**



#### **BUF05703 Pin Configuration**





### PARAMETER MEASUREMENT INFORMATION




Figure 1. Bandwidth and Phase Shift Test Circuit




Figure 2. Transient Load Response Test Circuit




Figure 3. Transient Load Regulation Test Circuit



#### TYPICAL CHARACTERISTICS

#### DC CURVES

V<sub>DD</sub> = 10V, unless otherwise noted.




Figure 4




Figure 5




Figure 6





Figure 7






Figure 9




Figure 10




Figure 11





Figure 12



#### TYPICAL CHARACTERISTICS

### DC CURVES (continued)

 $V_{DD} = 10V$ , unless otherwise noted.








Figure 14

**LOW-LEVEL OUTPUT VOLTAGE** 




Figure 15




Figure 16




Figure 17




Figure 18




Figure 19


BUF07703 BUF06703




# **TYPICAL CHARACTERISTICS**

### **AC CURVES**

 $V_{DD} = 10V$ , unless otherwise noted.








Figure 21


Figure 22

IDD-Supply Current - mA



#### TYPICAL CHARACTERISTICS

#### TRANSIENT CURVES






10 15 20 25 30 35 40

### LARGE SIGNAL VOLTAGE FOLLOWER 5 V<sub>I</sub> – Input Voltage – V 4 $V_{DD} = 5 V$ ٧ı 3 $V_I = 3 V$ $R_L = 2 k\Omega$ $C_{L} = 100 \text{ pF}$ $T_A = 25^{\circ}C$ 0 VCOM Buffer **Gamma Channels** 6 8 10 12 14 16 18 0 2 t-Time-s

Figure 24

#### LARGE SIGNAL VOLTAGE FOLLOWER

t-Time-s



#### LARGE SIGNAL VOLTAGE FOLLOWER




Figure 26




#### TYPICAL CHARACTERISTICS

#### TRANSIENT CURVES (continued)

# SMALL SIGNAL VOLTAGE FOLLOWER

# **SMALL SIGNAL PULSE RESPONSE**



#### **SMALL SIGNAL VOLTAGE FOLLOWER**

7.60 - Input Voltage - V ۷ι 7.55  $V_{DD} = 15 V$  $V_I = 100 \text{ mV}$ 7.50  $R_L = 2 k\Omega$  $C_L = 100 pF$  $T_{\Delta} = 25^{\circ}C$ 7.45 5 7.60 7.40 Vo - Output Voltage - V 7.55 V<sub>COM</sub> Buffer 7.50 7.45 Gamma Channels 0.5 1.5 2 2.5 3.5

t-Time-s Figure 29

#### TRANSIENT LOAD RESPONSE - SOURCING






Figure 30


#### TYPICAL CHARACTERISTICS

### TRANSIENT CURVES (continued)





#### TRANSIENT LOAD REGULATION - SINKING



# TRANSIENT LOAD REGULATION - V<sub>COM</sub> BUFFER




Figure 34

BUF07703 BUF06703



# **APPLICATION INFORMATION**

The requirements on the number of gamma correction channels vary greatly from panel to panel. Therefore, the BUFxx703 series of gamma correction buffers offers different channel combinations. The  $V_{COM}$  channel can be used to drive the  $V_{COM}$  node on the LCD panel.

Gamma correction voltages are often generated using a simple resistor ladder, as shown in Figure 35. The

BUFxx703 buffers the various nodes on the gamma correction resistor ladder. The low output impedance of the BUFxx703 forces the external gamma correction voltage on the respective reference node of the LCD source driver. Figure 35 shows an example of the BUFxx703 in a typical block diagram driving an LCD source driver with 6-channel gamma correction reference inputs.




Figure 35. LCD Source Driver Typical Block Diagram.

#### **INPUT VOLTAGE RANGE GAMMA BUFFERS**

Figure 36 shows a typical gamma correction curve with 10 gamma correction reference points (GMA1 through GMA10). As can be seen from this curve, the voltage requirements for each buffer varies greatly. The swing capability of the input stages of the various buffers in the BUFxx703 is carefully matched to the application. Using the example of the BUF07703 with six gamma correction channels, buffers 1 to 3 have input stages that include  $V_{DD}$ , but will only swing within 1V to GND. Buffers 1 through 5 have only a single NMOS input stage. Buffers 4 through 6 have only a single PMOS input stage. The input range of the PMOS input stage includes GND.




Figure 36. Gamma Correction Curve.

#### **OUTPUT VOLTAGE SWING GAMMA BUFFERS**

The output stages have been designed to match the characteristic of the input stage. Once again using the example of the BUF07703 means that the output stage of buffer 1 swings very close to  $V_{DD}$ , typically  $V_{CC}$  – 100mV at 5mA; its ability to swing to GND is limited. Buffers 2 and 3 have smaller output stages with slightly larger output resistances, as they will not have to swing as close to the positive rail as buffer 1. Buffers 4 through 6 swing closer to GND than V<sub>DD</sub>. Buffer 6 is designed to swing very close to GND, typically GND + 100mV at a 5mA load current. See the typical characteristics for more details. This approach significantly reduces the silicon area and cost of the whole solution. However, due to this architecture, the correct buffer needs to be connected to the correct gamma correction voltage. Connect buffer 1 to the gamma voltage closest to V<sub>DD</sub>, and buffers 2 and 3 to the sequential voltages. Buffer 6 should be connected to the gamma correction voltage closest to GND (or the negative rail), buffers 4 and 5 to the sequential higher voltages.

### COMMON BUFFER (V<sub>COM</sub>)

The common buffer output of the BUF07703 and BUF05703 has a greater output drive capability than the gamma correction buffers, to meet the heavier current demands of driving the common node of the LCD panel. It was also designed to drive heavier capacitive loads and still remain stable, as shown in Figure 37.




Figure 37. Phase Shift vs Load Capacitance.

#### CAPACITIVE LOAD DRIVE

The BUFxx703 has been designed to be able to sink/source DC currents in excess of 10mA. Its output stage has been designed to deliver output current transients with little disturbance of the output voltage. However, there are times when very fast current pulses are required. Therefore, in LCD source-driver buffer applications, it is quite normal for capacitors to be placed at the outputs of the reference buffers. These are to improve the transient load regulation. These will typically vary from 100pF and more. The BUFxx703 gamma buffers were designed to drive capacitances in excess of 100pF and retain effective phase margins above 50°, as shown in Figure 38.




Figure 38. Phase Shift Between Output and Input vs Load Capacitance for the gamma buffers



#### **APPLICATIONS WITH >10 GAMMA CHANNELS**

When a greater number of gamma correction channels are required, two or more BUFxx703 devices can be used in parallel, as shown in Figure 39. This provides a cost-effective way of creating more reference voltages over the use of quad-channel op amps or buffers. The suggested configuration in Figure 39 simplifies layout. The various different channel versions provide a high degree of flexibility and also minimize total cost and space.




Figure 39. Creating > 10 Gamma Voltage Channels

Table 1. > 10 Channel Gamma Combinations

	BUF11702	BUF07703	BUF06703	BUF05703
12ch	_	_	2	_
12ch + V <sub>COM</sub>	_	1	1	_
14ch + V <sub>COM</sub>	1	_	_	1
16ch + V <sub>COM</sub>	1	_	1	_
18ch + V <sub>COM</sub>	2	_	_	_
20ch + V <sub>COM</sub>	2	_	_	_

# MULTIPLE $V_{\mbox{COM}}$ CHANNELS

In some LCD panels, more than one  $V_{COM}$  driver is required for best panel performance. Figure 40 uses three BUF07703s to create a total of 18 gamma-correction and three  $V_{COM}$  channels. This solution saves considerable space and cost over the more conventional approach of using five or six quad-channel buffers or op amps.




Figure 40. 18-Channel Application with Five Integrated V<sub>COM</sub> Channels



#### COMPLETE LCD SOLUTION FROM TI

Besides the BUFxx703 line of gamma correction buffers, TI offers a complete set of ICs for the LCD panel market: source and gate drivers, various power-supply solutions, as well audio power solutions. Figure 41 shows the Total IC solution from TI.

#### Audio Power Amplifier for TV Speakers

The TPA3002D2 is a 7W (per channel) stereo audio amplifier specifically targeted towards LCD monitors and TVs. It offers highly efficient, filter-free Class-D operation for driving bridged tied stereo speakers. The TPA3002D2 is designed to drive stereo speakers as low as  $8\Omega$  without an output filter. The high efficiency of the TPA3002D2 eliminates the need for external heatsinks when playing music. Stereo speaker volume is controlled with a DC voltage applied to the volume control terminal offering a range of gain from -40dB to +36dB. Line outputs, for driving external headphone amplifier inputs, are also DC voltage controlled with a range of gain from -56dB to +20dB. An integrated +5V regulated supply is provided for powering an external headphone amplifier. Texas Instruments offers a full line of linear and switch-mode audio power amplifiers. For excellent audio performance TI recommends the OPA364 or OPA353 as headphone drivers. For more information visit www.ti.com.

# Integrated DC/DC Converter for LCD Panels: TPS65100

The TPS65100 offers a very compact and small power supply solution to provide all three power-supply voltages required by TFT (thin film transistor) LCD displays. Additionally the device has an integrated V<sub>COM</sub> buffer. The auxiliary linear regulator controller can be used to generate the 3.3V logic power rail for systems powered by a 5V supply rail only. The main output can power the LCD source drivers as well as the BUFxx703. An integrated adjustable charge pump doubler/tripler provides the positive LCD gate drive voltage. An externally adjustable negative charge pump provides the negative gate drive voltage. The TPS65100 has an integrated V<sub>COM</sub> buffer to power the LCD backplane. A version of the BUFxx703 without the integrated V<sub>COM</sub> buffer could be used for minimum redundancy and lowest cost. For LCD panels powered by 5V only, the TPS65100 has a linear regulator controller that uses an external transistor to provide a regulated 3.3V output for the digital circuits. Contact the local sales office for more information.




Figure 41. TI LCD Solution



# GENERAL POWERPAD DESIGN CONSIDERATIONS

The BUF07703 is available in the thermally enhanced PowerPAD family of packages. These packages are constructed using a downset leadframe upon which the die is mounted; see Figure 42(a) and (b). This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package; see Figure 42(c). Due to this thermal pad having direct thermal contact with the die, excellent thermal performance is achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat-dissipating device.

- 1. Prepare the PCB with a top-side etch pattern, (see Pin Configurations). There must be etching for the leads as well as etch for the thermal pad.
- Place 18 holes in the area of the thermal pad. These holes must be 13 mils in diameter. Keep them small, so that solder wicking through the holes is not a problem during reflow.
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the BUF07703 IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered, so that wicking is not a problem.
- 4. Connect all holes to the internal ground plane.
- When connecting these holes to the ground plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal

resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the BUF07703 PowerPAD package must make their connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.

- 6. The top-side solder mask must leave the terminals of the package and the thermal pad area with its five holes (dual) or nine holes (quad) exposed. The bottom-side solder mask must cover the five or nine holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.
- Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- With these preparatory steps in place, the BUF07703 IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.

For a given  $\theta_{JA}$ , the maximum power dissipation is calculated by the following formula:

$$\mathsf{P}_{\mathsf{D}} = \left( \frac{\mathsf{T}_{\mathsf{MAX}} - \mathsf{T}_{\mathsf{A}}}{\theta_{\mathsf{JA}}} \right)$$

Where:

P<sub>D</sub> = maximum power dissipation (W)

 $T_{MAX}$  = absolute maximum junction temperature (150°C)

 $T_A$  = free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$ 

 $\theta_{JC}$  = thermal coefficient from junction to case (°C/W)

 $\theta_{CA}$  = thermal coefficient from case-to-ambient air (°C/W)

This lower thermal resistance enables the BUF07703 to deliver maximum output currents even at high ambient temperatures.




Figure 42. Views of Thermally Enhanced DGN Package




### **MECHANICAL DATA**

# PWP (R-PDSO-G\*\*)

### **PowerPAD™ PLASTIC SMALL-OUTLINE**

#### **20 PINS SHOWN**



- NOTES:A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusions.
  - D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
  - E. Falls within JEDEC MO-153




# **MECHANICAL DATA (CONTINUED)**

# PW (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE PACKAGE

### 14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153





.com 25-Feb-2005

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
BUF05703PW	ACTIVE	TSSOP	PW	14	90	None	CU NIPDAU	Level-1-220C-UNLIM
BUF05703PWR	ACTIVE	TSSOP	PW	14	2000	None	CU NIPDAU	Level-1-220C-UNLIM
BUF05703PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
BUF06703PW	ACTIVE	TSSOP	PW	16	90	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR
BUF06703PWR	ACTIVE	TSSOP	PW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR
BUF06703PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
BUF07703PWP	ACTIVE	HTSSOP	PWP	20	70	None	CU NIPDAU	Level-1-220C-UNLIM
BUF07703PWPR	ACTIVE	HTSSOP	PWP	20	2000	None	CU NIPDAU	Level-1-220C-UNLIM
BUF07703PWPRG4	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PWP (R-PDSO-G\*\*) PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

20 PIN SHOWN



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



# PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated