


# Agilent HSDL-7002 IrDA® 3/16 Encode/Decode Integrated Circuit in QFN Package

Data Sheet



The HSDL-7002 can be placed

into the Internal Clock Mode

external crystal is needed for

applications where the external

16XCLK signal is provided, a

transmission modes. Data can

or External Clock Mode. An

the Internal Clock Mode. In

crystal is not needed.

There are two data

## Features

- Fully Compliant to IrDA<sup>®</sup> Physical Layer Specification 1.4 from 9.6 kbit/s to 115.2 kbit/s (SIR)
- Interfaces with IrDA<sup>®</sup> Compliant IR Transceiver
- Miniature Module Size with 16pin Quad-Flat-No Lead (QFN)
  Package

Height : 0.8 mm Length : 4.0 mm Depth : 4.0 mm

- Used in Conjunction with Standard 16550 UART
- Transmits/Receives either 1.63 µs or 3/16 Pulse Mode
- Internal or External Clock Mode
- Programmable Baud Rate 2.7 – 5.5 V Operation
- Lead Free and Green Product

#### Applications

- Interfaces with IrDA<sup>®</sup> Transceiver in:
- Telecom Applications:
  - Mobile Phones
  - Modems
  - Pagers
  - Fax Machines
- Computer Applications: Notebook Computers Desktop PCs
  - Dongles or other RS-232 adapters
  - PDAs
  - Printers
- Handheld Data Collection: Industrial Medical
- Transportation



Agilent Technologies

## Description

The HSDL-7002 modulates and demodulates electrical pulses from HSDL-3201 IrDA<sup>®</sup> transceiver module and other IrDA<sup>®</sup> compliant transceivers. The HSDL-7002 can be used with a microcontroller/ microprocessor that has a serial communication interface (UART).

Prior to communication, the processor selects the transmission baud rate. Serial data is then transmitted or received at the prescribed data rate.

The HSDL-7002 consists or two state machines – the SIR (Serial InfraRed) Encode and SIR Decode blocks. It also contains a sequential block Clock Divide that synthesizes the required internal signal.

be transmitter and received in either a standard 3/16 modulation mode or a 1.63 µs pulse mode.




Figure 1. Block Diagram of HSDL-7002




Figure 2. HSDL-7002 Pin Configuration

## I/O Pins Configuration Table

## **Order Information**

Part Number	Packaging Type	Quantity
HSDL-7002	Tape and Reel	2500

## **Marking Information**

The unit is marked with A7002 and 'yyww' on the chip.

yy = year ww = work week

Pin	Name	Туре	Function
1	TXD	Digital In	Negative edge triggered input signal that is normally tied to the SOUT signal of the UART (serial data to be transmitted). Data is modulated and output as IR_TXD.
2	RXD	Digital Out	Output signal normally tied to SIN <u>signal of a UART</u> (received serial data). RXD is the demodulated output of IR_RXD.
3	A0	Digital In	Clock Multiplex Signal
4	A1	Digital In	Clock Multiplex Signal
5	A2	Digital In	Clock Multiplex Signal
6	CLK_SEL	Digital In	Used to activate either the internal or external clock. A high on this line activated the external clock (16XCLK) and a low activates the internal clock. When the external clock is activated, the internal oscillator is put in POWERDN mode.
7	GND		Chip Ground
8	NRST	Digital In	Activate low signal used to reset the IrDA <sup>®</sup> SIR Encode & Decode state machine. This signal can be tied to POR (Power-On-Reset) or Vcc.
9	IR_RXD	Digital In	Input from SIR optoelectronics. Input signal is a 3/16th or 1.63 $\mu s$ pulse that is demodulated to generate RXD output signal.
10	IR_TXD	Digital Out	This is the modulated TXD signal.
11	PULSEMOD	Digital In (with pull down)	A high level on this input put the chip into the monoshot transmit mode. In this mode, when there is a negative transition on the TXD input, a rising edge on the internal transmit modulation state machine will activate a high pulse on IR_TXD for 6 crystal clock cycles. With a 3.6864 MHz crystal, this corresponds to 1.63 $\mu$ s. This mode cannot be used in conjunction with the 16XCLK clock. It is meant to be used with the external crystal clock. By default, this input pin is pulled to GND
12	POWERDN	Digital In (with pull down)	A high on this input put only the internal oscillator cell in POWERDN mode. The cell is normally not powered down.
13	OSCOUT	Analog Out	Oscillator Output
14	OSCIN	Analog In	Oscillator Input
15	Vcc		Power
16	16XCLK	Digital In	Positive edge triggered input clock that is set to 16 times the data transmission baud rate. The encode and decode schemes require this signal. The signal is usually tied to a UART'S BAUDOUT signal. The 16XCLK may be provided by application circuitry if BAUDOUT is not available. This signal is required when the internal clock is not used.

#### Note:

There are two methods of putting the internal oscillator cell in POWERDOWN MODE. Whenever the CLK\_SEL pin is asserted high (external clock select) the oscillator is automatically put in powerdown mode, or whenever the POWERDN pin asserted high.

## **Absolute Maximum Ratings**

Parameter	Symbol	Min.	Max.	Units
Storage Temperature	Ts	-65	+150	°C
Operating Temperature	T <sub>A</sub>	-40	+85	°C
Output Current	I <sub>0</sub>	-20	15	mA
Power Dissipation [1]	P <sub>MAX</sub>		0.46	W
Input/Output Voltage [2]	V <sub>1</sub> /V <sub>0</sub>	-0.5	Vcc+0.5	V
Power Supply Voltage	V <sub>cc</sub>	-0.5	7.0	V
Electrostatic Protection	V <sub>ESD</sub>		4000	V

Note: 1. All pins are protected from damage to static discharge by internal diode clamps to Vcc and GND.

## **Switching Specifications**

 $(Vcc = 2.7 \text{ to } 5.5 \text{ V}, T_A = -20 \text{ to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions
Propagation Delay Time [1]	t <sub>pd</sub>			45	ns	
Output Rise Time [2]	t <sub>rise</sub>	13	22	24	ns	$V_{cc} = 2.7 \text{ V}, \text{ C}_{L} = 50 \text{ pF}$
		6	11	12		VCC = 5.5 V, $C_L$ = 50 pF
Output Fall Time [3]	t <sub>fall</sub>	12	14	16	ns	$V_{cc} = 2.7 V, C_{L} = 50 pF$
		5	10	11		$V_{cc} = 5.5 \text{ V}, C_{L} = 50 \text{ pF}$
Output Capacitance on Output Pads Used for Simulation	C <sub>OUT</sub>			50	pF	

#### Notes:

1. Propagation Delay Time in the output buffer is the time taken from the input passing Vcc/2 to the time of the output reaching Vcc/2 with 50 pF as the output load.

The Ouput Rise Time is the time taken for the outputs (RXD, IR\_TXD) to rise from 10% of the original value to 90% of the final value.
The Output Fall Time is the time taken for the outputs (RXD, IR\_TXD) to fall from 90% of the original value to 10% of the final value.

## **Recommended Operating Conditions**

 $(Vcc = 2.7 \text{ to } 5.5 \text{ V}, T_A = -20 \text{ to } +85 ^{\circ}\text{C})$ 


Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions
Supply Voltage	V <sub>cc</sub>	2.7	5.0	5.5	V	
Input Voltage	V	0		V <sub>cc</sub>	V	
Ambient Temperature	T <sub>A</sub>	-20		+85	°C	
High Level Input Voltage	VIH	0.7 V <sub>cc</sub>		V <sub>cc</sub>	V	
Low Level Input Voltage	V <sub>IL</sub>	0		$0.3 V_{cc}$	V	
Output High Voltage	V <sub>OH</sub>	2.6			V	$V_{CC} = 2.7 V$ $I_{OH} = 2 mA$
Output Low Voltage	V <sub>OL</sub>			0.1	V	$V_{CC} = 2.7 V$ $I_{OL} = 2 mA$
Output High Voltage	V <sub>OH</sub>	5.1			V	V <sub>cc</sub> = 5.5 V I <sub>он</sub> = 2 mA
Output Low Voltage	V <sub>OL</sub>			0.1	V	$V_{cc} = 2.7 V$ $I_{oL} = 2 mA$
Static Power Dissipation	<b>P</b> <sub>STAT</sub>			0.61	mW	
Dynamic Power Dissipation	P <sub>DYN</sub>			16.5	mW	
Static Current Consumption	I <sub>STAT</sub>			50 100	μΑ	$V_{cc} = 2.7 V$ $V_{cc} = 5.5 V$
Dynamic Current Consumption	I <sub>DYN</sub>		1.08 2.45	3 3	mA	$V_{cc} = 2.7 V$ $V_{cc} = 5.5 V$
Max Clk Frequency (16XCLK) [1]	f16XCLK			18	MHz	
Minimum Pulse Width (IR_TXD) [2]	tmpw	1628			ns	
Pulse Width on Monoshot (IR_TXD and IR_RXD)	tmpw	1628			ns	
Value of Pulldown Resistor used on POWERDN & PULSEMOD input pins	RDWN	400 213	460 237	510 260	kΩ	$V_{cc} = 2.7 V$ $V_{cc} = 5.5 V$
Trigger Low Level Input Voltage (For NRST input pin)	VIL_TRIG	0.93 2.11	0.96 2.14	0.98 2.15	V	$V_{cc} = 2.7 V$ $V_{cc} = 5.5 V$
Trigg <u>er Hig</u> h Level Input Voltage (For NRST input pin)	VIH_TRIG	1.68 3.22	1.69 3.23	1.70 3.25	V	$V_{cc} = 2.7 V$ $V_{cc} = 5.5 V$

Notes:

1. IrDA<sup>®</sup> Parameter. The Max Clk Frequency represents the maximum clock frequency to drive the HSDL-7002's internal state machine. Under normal circumstances, the clock input should not exceed 16\*115.2 kbit/s or 1.8432 MHz. This product can operate at higher clock rates, but the above is the recommended rate.

The Maximum Pulse Width (t<sub>mpw</sub>) represents the minimum pulse width of the encoded IR\_TXD pulse (and the IR\_RXD pulse). As per the IrDA<sup>®</sup> Physical Layer Specification 1.4, the minimum pulse of the IR\_TXD and IR\_RXD pulses should be 3\*(1/1.8432 MHz) or 1.63 μs.

# HSDL-7002 Package Dimensions




## Figure 3. HSDL-7002 Package Dimensions

Ν		b			D2			E2		e		L		JEDEC
	Min.	Nom.	Max.	Min.	Nom.	Max.	Min.	Nom.	Max.		Min.	Nom.	Max.	
16L	0.25	0.28	0.33	2.05	2.10	2.15	2.05	2.10	2.15	0.650 BSC.	0.55	0.60	0.65	MO-220VGGC


Symbol	D	imension in m	Im	D	imension in in	ch
	Minimum	Nominal	Maximum	Minimum	Nominal	Maximum
А	-	0.80	0.84	-	0.031	0.033
A1	0.00	0.02	0.04	0.00	0.0008	0.0015
A3		0.20 REF.			0.008 REF.	
D	3.85	4.00	4.15	0.152	0.157	0.163
E	3.85	4.00	4.15	0.152	0.157	0.163
JEDEC			MC	)-220		

	PIN ASS	GNMENT	
PIN 1	/TXD	PIN 9	/IR_RXD
PIN 2	RXD	PIN 10	IR_TXD
PIN 3	A0	PIN 11	PULSEMOD
PIN 4	A1	PIN 12	POWERDN
PIN 5	A2	PIN 13	OSCOUT
PIN 6	CLK_SEL	PIN 14	OSCIN
PIN 7	GND	PIN 15	VCC
PIN 8	/NRST	PIN 16	16XCLK

## **HSDL-7002** Tape Dimensions







2.0 ± 0.5

HSDL-7002 Reel Dimensions

## HSDL-7002 Moisture Proof Packaging

All HSDL-7002 options are shipped in moisture proof package. Once opened, moisture absorption begins.

This part is compliant to JEDEC MSL (Moisture Sensetive Level ) 3.

## **Baking Conditions**

If the parts are not stored in dry conditions, they must be baked before reflow to prevent damage to the parts.

Package	Temp	Time
In reels	60 °C	$\geq$ 48hours
In bulk	100 °C	$\geq$ 4hours
	125 °C	$\geq$ 2 hours
	150 °C	≥ 1 hour

Baking should only be done once.

## **Recommended Storage Conditions**

Storage Temperature	10°C to 30°C
Relative Humidity	below 60% RH

## Time from unsealing to soldering

After removal from the bag, the parts should be soldered within three days if stored at the recommended storage conditions. If times longer than three days are needed, the parts must be stored in a dry box.





Figure 4. Baking Conditions Chart

#### **Recommended Reflow Profile**



The reflow profile is a straight-line representation of a nominal temperature profile for a convective reflow solder process. The temperature profile is divided into four process zones, each with different DT/Dtime temperature change rates. The DT/Dtime rates are detailed in the above table. The temperatures are measured at the component to printed circuit board connections.

In **process zone P1**, the PC board and HSDL-7002 castellation pins are heated to a temperature of 160°C to activate the flux in the solder paste. The temperature ramp up rate, R1, is limited to 4°C per second to allow for even heating of both the PC board and HSDL-7002 castellations. **Process zone P2** should be of sufficient time duration (60 to 120 seconds) to dry the solder paste. The temperature is raised to a level just below the liquidus point of the solder, usually 200°C (392°F).

Process zone P3 is the solder reflow zone. In zone P3, the temperature is quickly raised above the liquidus point of solder to 255°C (491°F) for optimum results. The dwell time above the liquidus point of solder should be between 20 and 60 seconds. It usually takes about 20 seconds to assure proper coalescing of the solder balls into liquid solder and the formation of good solder connections. Beyond a dwell time of 60 seconds, the intermetallic growth within the solder connections becomes

excessive, resulting in the formation of weak and unreliable connections. The temperature is then rapidly reduced to a point below the solidus temperature of the solder, usually 200°C (392°F), to allow the solder within the connections to freeze solid.

**Process zone P4** is the cool down after solder freeze. The cool down rate, R5, from the liquidus point of the solder to 25°C (77°F) should not exceed 6°C per second maximum. This limitation is necessary to allow the PC board and HSDL-7002 castellations to change dimensions evenly, putting minimal stresses on the HSDL-7002 endec.

## **Appendix A: General Application Guide for the HSDL-7002**

## **Application Circuits for HSDL-7002**





Figure 5. HSDL-7002 Connection between a standard 16550 UART and HSDL-3201



Note: POWERDN can be used as a basic chip select. The HSDL-7002 will not be able to receive or transmit data while POWERDN is asserted.

Figure 6. HSDL-7002 Connection between a Microcontroller and HSDL-3201

Selection	of Internal	<b>Clock Rate f</b>	rom Crystal	Oscillator


Selected Clock Rate (bps)	A2	A1	A0	Crystal Freq. Division
115200	0	0	0	Divided by 2
57600	0	0	1	Divided by 4
19200	0	1	0	Divided by 12
9600	0	1	1	Divided by 24
38400	1	0	0	Divided by 6
4800	1	0	1	Divided by 48
2400	1	1	0	Divided by 96

#### **Encoding Scheme**


The encoding scheme relies on a clock being present, which is set to 16 times the data transmission baud rate (16XCLK). The encoder sends a pulse for every space or "0" that is sent on the TXD line. On a high to low transition of the  $\overline{\text{TXD}}$  line, the generation of the pulse is delayed for 7 clock cycles of the 16XCLK before the pulse is set high for 3 clock cycles (or 3/16th of a bit time) and then subsequently pulled low. This generates a 3/16th bit time pulse centered around the bit of information ("0") that is being transmitted. For consecutive spaces, pulses with a 1 bit time delay are generated in series. If a logic "1" (mark) is sent then the encoder does not generate a pulse.

## **Decoding Scheme**

The IrDA<sup>®</sup>-SIR decoding modulation method can be thought of as a pulsestretching scheme. Every high to low transition of the IR\_RXD line signifies the arrival of a pulse. This pulse needs to be stretched to accommodate 1 bit time (or 16 16XCLK cycles). Every pulse that is received is translated into a "0" or space on the RXD line equal to 1 bit time.










#### Notes:

- 1. The stretched pulse must be at least % of a bit time in duration to be correctly interpreted by a UART.
- It is recommended that the TXD remains high when not transmitting. This ensures the LED is off and will not interfere with signal reception.

### **Monoshot Operation**



The figure above illustrates the operation of the monoshot when the internal clock is set to divide by 2 mode, i.e., when A2=0, A1=0, and A0=0. A rising edge on the internal modulation state machine (IR\_TXD output), will cause the output on the IR\_TXD to go up for 6 crystal clock cycles. With a 3.6864 MHz clock, this corresponds to a pulse of 1.63 µs. The duration of this pulse is independent of the code A2, A1, A0 and is always 6 clock cycles of the crystal, corresponding to the monoshot operation.

# www.agilent.com/ semiconductors

For product information and a complete list of distributors, please go to our web site.

For technical assistance call:

Americas/Canada: +1 (800) 235-0312 or (408) 654-8675

Europe: +49 (0) 6441 92460

China: 10800 650 0017

Hong Kong: (+65) 6756 2394

India, Australia, New Zealand: (+65) 6755 1939

Japan: (+81 3) 3335-8152(Domestic/International), or 0120-61-1280(Domestic Only)

Korea: (+65) 6755 1989

Singapore, Malaysia, Vietnam, Thailand, Philippines, Indonesia: (+65) 6755 2044

Taiwan: (+65) 6755 1843

Data subject to change. Copyright © 2004 Agilent Technologies, Inc. June 29, 2004 5989-1319EN



Agilent Technologies