




N-Channel 20-V (D-S) MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	r _{DS(on)} (Ω)	I _D (A) ^a		Q _g (Typ)
		Silicon Limit	Package Limit	
20	0.0034 at V _{GS} = 10 V	138	50	24 nC
	0.0055 at V _{GS} = 4.5 V	108	50	

Package Drawing
<http://www.vishay.com/doc?73398>



Top surface is connected to pins 1, 5, 6, and 10

Ordering Information: SiE822DF-T1-E3 (Lead (Pb)-free)


FEATURES

- TrenchFET® Power MOSFET
- Ultra Low Thermal Resistance Using Top-Exposed PolarPAK® Package for Double-Sided Cooling
- Leadframe-Based New Encapsulated Package
 - Die Not Exposed
 - Same Layout Regardless of Die Size
- Low Q_{gd}/Q_{gs} Ratio Helps Prevent Shoot-Through
- 100 % R_g and UIS Tested



APPLICATIONS

- VRM
- DC-DC Conversion
- Synchronous Rectification



N-Channel MOSFET

For Related Documents
<http://www.vishay.com/ppg?74451>

ABSOLUTE MAXIMUM RATINGS T _A = 25 °C, unless otherwise noted			
Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	20	V
Gate-Source Voltage	V _{GS}	± 20	
Continuous Drain Current (T _J = 150 °C)	I _D	138 (Silicon Limit)	
		50 ^a (Package Limit)	
		50 ^a	
		31 ^{b, c}	
Pulsed Drain Current	I _{DM}	24.8 ^{b, c}	A
		80	
Continuous Source-Drain Diode Current	I _S	50 ^a	
		4.3 ^{b, c}	
Single Pulse Avalanche Current	I _{AS}	30	
Avalanche Energy	E _{AS}	45	mJ
Maximum Power Dissipation	P _D	104	
		66	
		5.2 ^{b, c}	
		3.3 ^{b, c}	
Operating Junction and Storage Temperature Range	T _J , T _{stg}	- 50 to 150	°C
Soldering Recommendations (Peak Temperature) ^{d, e}		260	

Notes:

- a. Package limited is 50 A.
- b. Surface Mounted on 1" x 1" FR4 board.
- c. t = 10 sec.
- d. See Solder Profile (<http://www.vishay.com/doc?73257>). The PolarPAK is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.

**THERMAL RESISTANCE RATINGS**

Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient ^{a, b}	Steady State	R _{thJA}	20	24	°C/W
Maximum Junction-to-Case (Drain Top) ^a		R _{thJC} (Drain)	1	1.2	
Maximum Junction-to-Case (Source) ^{a, c}		R _{thJC} (Source)	2.8	3.4	

Notes:

- a. Surface Mounted on 1" x 1" FR4 board.
- b. Maximum under Steady State conditions is 68 °C/W.
- c. Measured at source pin (on the side of the package).







SPECIFICATIONS T_J = 25 °C, unless otherwise noted

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Static						
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} = 0 V, I _D = 250 μA	20			V
V _{DS} Temperature Coefficient	ΔV _{DS} /T _J	I _D = 250 μA		24.1		mV/°C
V _{GS(th)} Temperature Coefficient	ΔV _{GS(th)} /T _J			- 7.1		
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250 μA	1.5	2.3	3.0	V
Gate-Source Leakage	I _{GSS}	V _{DS} = 0 V, V _{GS} = ± 20 V			± 100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 20 V, V _{GS} = 0 V			1	μA
		V _{DS} = 20 V, V _{GS} = 0 V, T _J = 55 °C			10	
On-State Drain Current ^a	I _{D(on)}	V _{DS} ≥ 5 V, V _{GS} = 10 V	25			A
Drain-Source On-State Resistance ^a	r _{DS(on)}	V _{GS} = 10 V, I _D = 18.3 A		0.0028	0.0034	Ω
		V _{GS} = 4.5 V, I _D = 14.5 A		0.0045	0.0055	
Forward Transconductance ^a	g _{fs}	V _{DS} = 15 V, I _D = 18.3 A		90		S
Dynamic^b						
Input Capacitance	C _{iss}	V _{DS} = 10 V, V _{GS} = 0 V, f = 1 MHz		4200		pF
Output Capacitance	C _{oss}			1000		
Reverse Transfer Capacitance	C _{rss}			320		
Total Gate Charge	Q _g	V _{DS} = 10 V, V _{GS} = 10 V, I _D = 20 A		52	78	nC
Gate-Source Charge	Q _{gs}			24	36	
Gate-Drain Charge	Q _{gd}			13		
Gate Resistance	R _g			5		
Turn-on Delay Time	t _{d(on)}	V _{DD} = 10 V, R _L = 1 Ω I _D ≈ 10 A, V _{GEN} = 4.5 V, R _g = 1 Ω		1.0	1.5	Ω
Rise Time	t _r			50	75	ns
Turn-Off Delay Time	t _{d(off)}			220	330	
Fall Time	t _f			35	55	
Turn-on Delay Time	t _{d(on)}			20	30	
Rise Time	t _r			15	25	
Turn-Off Delay Time	t _{d(off)}			25	40	
Fall Time	t _f			35	55	
Drain-Source Body Diode Characteristics						
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C			50	A
Pulse Diode Forward Current ^a	I _{SM}				80	
Body Diode Voltage	V _{SD}	I _S = 10 A		0.8	1.2	V
Body Diode Reverse Recovery Time	t _{rr}	I _F = 10 A, di/dt = 100 A/μs, T _J = 25 °C		40	60	ns
Body Diode Reverse Recovery Charge	Q _{rr}			36	60	
Reverse Recovery Fall Time	t _a			19		
Reverse Recovery Rise Time	t _b			21		

Notes:






- a. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2 %
- b. Guaranteed by design, not subject to production testing.



Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted**Output Characteristics****Transfer Characteristics****On-Resistance vs. Drain Current****Capacitance****Gate Charge****On-Resistance vs. Junction Temperature**

SiE822DF

Vishay Siliconix

**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted

**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted




* The power dissipation P_D is based on $T_{J(\max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

SiE822DF

Vishay Siliconix



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?74451>.



Legal Disclaimer Notice

Vishay

Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.