


## N-Channel 20-V (D-S) MOSFET

### PRODUCT SUMMARY

$V_{DS}$ (V)	$R_{DS(on)}$ ( $\Omega$ )	$I_D$ (A) <sup>a</sup>	$Q_g$ (Typ.)
20	0.0024 at $V_{GS} = 10$ V	40	39 nC
	0.0030 at $V_{GS} = 4.5$ V	40	

PowerPAK SO-8



Bottom View

**Ordering Information:** Si7866ADP-T1-E3 (Lead (Pb)-free)  
Si7866ADP-T1-GE3 (Lead (Pb)-free and Halogen-free)


### FEATURES

- Halogen-free available
- TrenchFET® Power MOSFET
- Low  $R_{DS(on)}$
- PWM ( $Q_{gd}$  and  $R_g$ ) Optimized
- 100 %  $R_g$  Tested



### APPLICATIONS

- Low-Side MOSFET in Synchronous Buck DC/DC Converters in Desktops
- Low Output Voltage Synchronous Rectifier



### ABSOLUTE MAXIMUM RATINGS $T_A = 25$ °C, unless otherwise noted

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	20	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	
Continuous Drain Current ( $T_J = 150$ °C)	$I_D$	40	A
		32	
		35 <sup>b, c</sup>	
		28 <sup>b, c</sup>	
	$I_{DM}$	70	
Continuous Source-Drain Diode Current	$I_S$	40	
		4.9 <sup>b, c</sup>	
Single Pulse Avalanche Current	$I_{AS}$	25	
Avalanche Energy	$E_{AS}$	31	mJ
Maximum Power Dissipation	$P_D$	83	W
		53	
		5.4 <sup>b, c</sup>	
		3.4 <sup>b, c</sup>	
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	°C
Soldering Recommendations (Peak Temperature) <sup>d, e</sup>		260	

### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient <sup>b, f</sup>	$R_{thJA}$	18	23	°C/W
Maximum Junction-to-Case (Drain)	$R_{thJC}$	1.0	1.5	

Notes:

- Based on  $T_C = 25$  °C.
- Surface Mounted on 1" x 1" FR4 board.
- $t = 10$  s.
- See Solder Profile (<http://www.vishay.com/ppg?73257>). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
- Maximum under Steady State conditions is 65 °C/W.







**SPECIFICATIONS**  $T_J = 25^\circ\text{C}$ , unless otherwise noted

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit	
<b>Static</b>							
Drain-Source Breakdown Voltage	$V_{DS}$	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	20			V	
$V_{DS}$ Temperature Coefficient	$\Delta V_{DS}/T_J$	$I_D = 5 \text{ mA}$		23		mV/ $^\circ\text{C}$	
$V_{GS(\text{th})}$ Temperature Coefficient	$\Delta V_{GS(\text{th})}/T_J$			5			
Gate-Source Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	0.8		2.2	V	
Gate-Source Leakage	$I_{GSS}$	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			$\pm 100$	nA	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$		1		$\mu\text{A}$	
		$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$			10		
On-State Drain Current <sup>a</sup>	$I_{D(\text{on})}$	$V_{DS} \geq 5 \text{ V}, V_{GS} = 10 \text{ V}$	30			A	
Drain-Source On-State Resistance <sup>a</sup>	$R_{DS(\text{on})}$	$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$		0.0019	0.0024	$\Omega$	
		$V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$		0.0023	0.0030		
Forward Transconductance <sup>a</sup>	$g_{fs}$	$V_{DS} = 15 \text{ V}, I_D = 20 \text{ A}$		110		S	
<b>Dynamic<sup>b</sup></b>							
Input Capacitance	$C_{iss}$	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		5415		pF	
Output Capacitance	$C_{oss}$			1285			
Reverse Transfer Capacitance	$C_{rss}$			535			
Total Gate Charge	$Q_g$	$V_{DS} = 10 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 15 \text{ A}$		83	125	nC	
Gate-Source Charge	$Q_{gs}$	$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 15 \text{ A}$		39	60		
Gate-Drain Charge	$Q_{gd}$			12.5			
Gate Resistance	$R_g$			10.3			
Turn-On Delay Time	$t_{d(\text{on})}$	$V_{DD} = 10 \text{ V}, R_L = 1 \Omega$ $I_D \geq 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$		0.5	1.1	1.7	$\Omega$
Rise Time	$t_r$			34	50	ns	
Turn-Off Delay Time	$t_{d(\text{off})}$			120	180		
Fall Time	$t_f$			42	65		
Turn-On Delay Time	$t_{d(\text{on})}$			12	20		
Rise Time	$t_r$			18	30		
Turn-Off Delay Time	$t_{d(\text{off})}$			105	160		
Fall Time	$t_f$			49	75		
<b>Drain-Source Body Diode Characteristics</b>							
Continuous Source-Drain Diode Current	$I_S$	$T_C = 25^\circ\text{C}$			40	A	
Pulse Diode Forward Current <sup>a</sup>	$I_{SM}$				70		
Body Diode Voltage	$V_{SD}$	$I_S = 5 \text{ A}$		0.72	1.1	V	
Body Diode Reverse Recovery Time	$t_{rr}$	$I_F = 20 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}, T_J = 25^\circ\text{C}$		51	75	ns	
Body Diode Reverse Recovery Charge	$Q_{rr}$			41	60	nC	
Reverse Recovery Fall Time	$t_a$			23		ns	
Reverse Recovery Rise Time	$t_b$			28			


Notes:

- a. Pulse test; pulse width  $\leq 300 \mu\text{s}$ , duty cycle  $\leq 2\%$ .  
b. Guaranteed by design, not subject to production testing.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted



### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage




Threshold Voltage





Single Pulse Power, Junction-to-Ambient



\*  $V_{GS} >$  minimum  $V_{GS}$  at which  $R_{DS(on)}$  is specified  
Safe Operating Area, Junction-to-Ambient



**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted

 $T_C$  - Case Temperature (°C)

**Current Derating\***

 $T_C$  - Case Temperature (°C)

**Power, Junction-to-Case**

 $T_C$  - Case Temperature (°C)

**Power, Junction-to-Ambient**

\* The power dissipation  $P_D$  is based on  $T_{J(max)} = 175$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?73380>.



## Legal Disclaimer Notice

Vishay

### Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.