

## Dual P-Channel 20-V (D-S) MOSFET

### PRODUCT SUMMARY


$V_{DS}$ (V)	$r_{DS(on)}$ ( $\Omega$ )	$I_D$ (A)	$Q_g$ (Typ)
-20	0.058 at $V_{GS} = -4.5$ V	-6 <sup>a</sup>	5.5 nC
	0.100 at $V_{GS} = -2.5$ V	-6 <sup>a</sup>	

### FEATURES

- TrenchFET® Power MOSFET
- New Thermally Enhanced PowerPAK® ChipFET® Package
  - Small Footprint Area
  - Low On-Resistance
  - Thin 0.8-mm profile




PowerPAK® ChipFET® Dual



Marking Code  
DE XXX  
Part # Code  
Lot Traceability and Date Code

### APPLICATIONS

- Load Switch, PA Switch, and Charger Switch for portable devices



P-Channel MOSFET

P-Channel MOSFET

Ordering Information: Si5947DU-T1-E3 (Lead (Pb)-free)

### ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	-20	V
Gate-Source Voltage	$V_{GS}$	$\pm 12$	
Continuous Drain Current ( $T_J = 150^\circ\text{C}$ )	$I_D$	-6 <sup>a</sup>	A
		-6 <sup>a</sup>	
		-5 <sup>b, c</sup>	
		-4 <sup>b, c</sup>	
Pulsed Drain Current	$I_{DM}$	-20	
Continuous Source-Drain Diode Current	$I_S$	-6 <sup>a</sup>	
		-1.9 <sup>b, c</sup>	
Maximum Power Dissipation	$P_D$	10.4	W
		6.7	
		2.3 <sup>b, c</sup>	
		1.5 <sup>b, c</sup>	
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	°C
Soldering Recommendations (Peak Temperature) <sup>d, e</sup>		260	

### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient <sup>b, f</sup>	$R_{thJA}$	43	55	°C/W
Maximum Junction-to-Case (Drain)	$R_{thJC}$	9.5	12	

Notes:

- Package limited.
- Surface Mounted on 1" x 1" FR4 Board.
- $t = 5$  sec.
- See Solder Profile (<http://www.vishay.com/doc?73257>). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
- Maximum under steady state conditions is 105 °C/W.







**SPECIFICATIONS ( $T_J = 25^\circ\text{C}$  UNLESS OTHERWISE NOTED)**






Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Static</b>						
Drain-Source Breakdown Voltage	$V_{DS}$	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-20			V
$V_{DS}$ Temperature Coefficient	$\Delta V_{DS}/T_J$	$I_D = -250 \mu\text{A}$		-19		$\text{mV}/^\circ\text{C}$
$V_{GS(\text{th})}$ Temperature Coefficient	$\Delta V_{GS(\text{th})}/T_J$			2.6		
Gate-Source Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	-0.6		-1.5	V
Gate-Source Leakage	$I_{GSS}$	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$			$\pm 100$	ns
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}$			-1	$\mu\text{A}$
		$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$			-10	
On-State Drain Current <sup>a</sup>	$I_{D(\text{on})}$	$V_{DS} \leq -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	-20			A
Drain-Source On-State Resistance <sup>a</sup>	$r_{DS(\text{on})}$	$V_{GS} = -4.5 \text{ V}, I_D = -3.6 \text{ A}$		0.048	0.058	$\Omega$
		$V_{GS} = -2.5 \text{ V}, I_D = -1 \text{ A}$		0.081	0.100	
Forward Transconductance <sup>a</sup>	$g_{fs}$	$V_{DS} = -10 \text{ V}, I_D = -3.6 \text{ A}$		10		S
<b>Dynamic<sup>b</sup></b>						
Input Capacitance	$C_{iss}$	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		480		$\text{pF}$
Output Capacitance	$C_{oss}$			125		
Reverse Transfer Capacitance	$C_{rss}$			90		
Total Gate Charge	$Q_g$	$V_{DS} = -10 \text{ V}, V_{GS} = -10 \text{ V}, I_D = -5 \text{ A}$		11	17	$\text{nC}$
Gate-Source Charge	$Q_{gs}$	$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V}, I_D = -5 \text{ A}$		5.5	8.5	
Gate-Drain Charge	$Q_{gd}$			1.2		
Gate Resistance	$R_g$	$f = 1 \text{ MHz}$		1.8		
Turn-On Delay Time	$t_{d(\text{on})}$	$V_{DD} = -10 \text{ V}, R_L = 2.5 \Omega$ $I_D \approx -4 \text{ A}, V_{GEN} = -4.5 \text{ V}, R_g = 1 \Omega$		9		$\Omega$
Rise Time	$t_r$			11	20	$\text{ns}$
Turn-Off Delay Time	$t_{d(\text{off})}$			42	65	
Fall Time	$t_f$			33	50	
Turn-On Delay Time	$t_{d(\text{on})}$	$V_{DD} = -10 \text{ V}, R_L = 2.5 \Omega$ $I_D \approx -4 \text{ A}, V_{GEN} = -10 \text{ V}, R_g = 1 \Omega$		50	75	$\text{ns}$
Rise Time	$t_r$			5	10	
Turn-Off Delay Time	$t_{d(\text{off})}$			15	25	
Fall Time	$t_f$			25	40	
				10	20	
<b>Drain-Source Body Diode Characteristics</b>						
Continuous Source-Drain Diode Current	$I_S$	$T_C = 25^\circ\text{C}$			-6	$\text{A}$
Pulse Diode Forward Current	$I_{SM}$				-20	
Body Diode Voltage	$V_{SD}$	$I_S = -4 \text{ A}, V_{GS} = 0 \text{ V}$		-0.9	-1.2	V
Body Diode Reverse Recovery Time	$t_{rr}$	$I_F = -4 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}, T_J = 25^\circ\text{C}$		25	50	$\text{ns}$
Body Diode Reverse Recovery Charge	$Q_{rr}$			10	20	
Reverse Recovery Fall Time	$t_a$			9		
Reverse Recovery Rise Time	$t_b$			16		



## Notes

- a. Pulse test; pulse width  $\leq 300 \mu\text{s}$ , duty cycle  $\leq 2\%$ .  
 b. Guaranteed by design, not subject to production testing.



Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)**
**Output Characteristics**

**Transfer Characteristics**

**On-Resistance vs. Drain Current and Gate Voltage**

**Capacitance**

**Gate Charge**

**On-Resistance vs. Junction Temperature**


**TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)**

**TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)**


\*The power dissipation  $P_D$  is based on  $T_{J(max)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

**TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)**

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?73695>.



## Legal Disclaimer Notice

Vishay

### Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.